




# PHY Port Register Map

Address*	Contents							
	0	1	2	3	4	5	6	7
(1) 000b	Astat		Bstat		Ch	Con	Bias	rsrvd
(1) 001b	Negotiated_speed			rsrvd				
(1) 010b	Chg_int_en	Suspend	Disable	Enable_token	Fault	rsrvd		
(1) 011b	Chg_int_en	Suspend	Disable	Enable_token	Fault	rsrvd		
(1) 100b	rsrvd							
(1) 101b	rsrvd							
(1) 110b	rsrvd							
(1) 111b	rsrvd							

\*The most significant bit of the address is used only by the link during a PHY register write (Lreq). The most significant bit is **not** used when addressing a port via an extended PHY packet.



Register: (1) 010b and (1) 011b - **Control Set** and **Control Clear** (respectively)

FIELD	SIZE	TYPE	DESCRIPTION
Chg_int_en			<b>change interrupt enable</b> - if set, the PHY will interrupt the link with a Status Packet when one or more of the following bits change state: <b>Con, Bias, Suspend, Fault, or Disable</b> ; this bit is clear subsequent to a power reset;
Suspend			When writing this bit at register <b>Control Set</b> , the bit does <b>not</b> set, however, the write operation will select the poer as a suspend initiator; writing this bit a register <b>Control Clear</b> will <b>not</b> clear this bit, however the write operation will select the port as a resume initiator; this bit is set subsequent to a power reset.
Disable			When set, a port is disabled (placing th port in a low power state similar to suspend); a disabled port will not respond to or generate bus resets, suspend notification, or resume events; this bit is clear subsequent to a power reset.
Enab_token			Enable token-style arbitration. When set, the enhancements specified in clause 6.5 of the IEEE 1394-1995.A draft specification shall be enabled for this port.
Fault			set when a port is not able to successfully interact with its connected port during either a suspend or resume process; this bit is clear subsequent to a power reset.
Rsrvd			reserved - must not be used or interpreted as having a meaningful value.




100 Mbit Node DOES NOT NEED THESE COMPARATORS  
 200 Mbit Node needs ONE of these comparators  
 400 Mbit Node needs TWO of these comparators

## PHY Register Addressing extended PHY Packets




- phy\_ID: 6-bit node address of the ports PHY
- port: 5-bit port select value. Values 0-26<sub>10</sub> inclusive select a specific port in a node; values 27<sub>10</sub> through 30<sub>10</sub> are reserved; value 31<sub>10</sub> selects the 8 node registers;
- reg: 3-bit register select field used to address a particular port or node register;
- value: 8-bit field which either returns contents of the selected register during read or contains a pattern of bit(s) to be set or cleared during register write

## PHY Response Packet



- phy\_ID: 6-bit node ID of node generating the response packet
- port: 5-bit port register value (same as the port register value provided in the extended PHY packet for which the response is being generated);
- reg: 3-bit register value (same as the register value provided in the extended PHY packet for which the response is being generated);
- value: 8-bit status currently contained in the addressed by the port and reg fields. If an invalid (e.g. reserved) register is addressed, the value will be zero for all bits.

## Extended PHY Packet Type "RESUME"



phy\_ID:           6-bit node ID of node generating the packet  
 type:             000010b (**RESUME**)  
 port:             5-bit port register value = 00000b;  
 reg:              3-bit register value = **Control Clear** (011b);  
 value:            00000010b (**Suspend** bit set).

# 1394 Bus Topology Example

## Revision 0.03 July 14, 1997

