

## Table of Contents

1		
2		
3		
4		
5	6.7 Port Suspend .....	4
6	6.7.1 Port Register Map .....	5
7	6.7.2 Suspend Model and Process Overview .....	8
8	6.7.2.1 Port Suspend Circuitry .....	8
9	6.7.3 PHY Register Addressing.....	10
10	6.7.3.1 Ping.....	10
11	6.7.3.2 Node Core Register Read.....	10
12	6.7.3.3 Node Core Register Read PHY Response Packet.....	11
13	6.7.3.4 Resume .....	11
14	6.7.3.5 Indexed Register Read .....	11
15	6.7.3.6 Indexed Register Write .....	11
16	6.7.3.7 Indexed Register PHY Response Packet .....	11
17	6.7.4 Entry into Suspend.....	12
18	6.7.4.1 Remote Suspend Initiator Selection.....	12
19	6.7.4.2 Suspend Initiator Selection from the Link.....	13
20	6.7.4.3 Target Response to Suspend Request.....	14
21	6.7.4.3.1 Suspend Blocking .....	14
22	6.7.5 Resume (Exit from a Suspended-Connected State) .....	16
23	6.7.5.1 Resume Propagation .....	17
24	6.7.5.2 Resume via Extended PHY Packet.....	18
25	6.7.6 Detach Detection During Suspend.....	18
26	6.7.7 Connect Detection During Suspend.....	18
27	6.7.7.1 Connect Detection During Suspend/Power-Up.....	18
28	6.7.8 Port Power Loss During Suspend .....	19
29	6.7.9 Reset Propagation .....	19
30	6.7.10 PHY-Core Suspend/Resume Control.....	19
31	6.7.10.1 PHY-Core Control from the Link .....	20
32	6.7.11 Resume/Resume Collisions .....	20
33	6.7.12 Suspend/Resume Collisions.....	20
34	6.7.13 Port Disable .....	20
35	6.7.14 Link "Wake" Notification .....	22
36		

## Table of Figures

37		
38	Figure 0-1 –Document Revision Table.....	3
39	Figure 0-2 -- <b>Port Control Set, Control Clear, Status, and Alternate Status Register map</b> ....	5
40	Figure 0-3 – Port Register Map Bit Field Definitions.....	6
41	Figure 0-4 – Cable media signal interface configuration with Suspend Connection Circuitry .....	9
42	Figure 0-5 – Extended PHY Packet Format .....	10
43	Figure 0-6 – Bus Signals Received by Suspend Target.....	12
44	Figure 0-7 – Bus Signals Received by active ports in a Node containing a Suspend Initiator ....	12
45	Figure 0-8 – Example Suspend/Resume Domain Topology .....	14
46	Figure 0-9 – <b>Port Power-up Configuration</b> .....	18
47	Figure 0-10 – Bus Signals Received by active ports in a Node containing a Disabling Port.....	20
48	Figure 0-11 – Bus Signals Received by a port connected to a disabling port.....	21
49	Figure 0-12 – <b>Configuration for a connected and disabled port</b> .....	21
50	Figure 0-13 – <b>Link Wake Notification</b> .....	22
51		

1  
2  
3  
4

Date	Revision	Comment
08/14/97	.08	<ul style="list-style-type: none"> <li>• Corrected Arbitration state for TX_DATA_PREFIX</li> <li>• Added Revision Table</li> <li>• Added Table of Contents and List of Tables/Figures</li> <li>• Removed “Connected and active” from glossary</li> <li>• removed “and to any other ports in it’s node which are in a suspend state;” from the glossary definition for “Resume Initiator”</li> <li>• Added clarification for Suspend Bit status when a Control Set or Control Clear register write with a value of Suspend is performed</li> <li>• Added power up state for the Fault bit in the Port Control register</li> <li>• Corrected state of Resume when the PHY does NOT generate a LinkOn</li> </ul>
09/07/97	.09	<ul style="list-style-type: none"> <li>• Clarified intent of resume target in a multiple port node</li> <li>• Corrected editorial errors in figure 0-4 and added enable/disable “bubble” for the TpBias generator</li> <li>• Altered and added extended PHY packet Types</li> <li>• Redefined bits for Extended PHY Packet Type field and Port field (changes PHY register addressing)</li> <li>• Eliminated TX_REQUEST</li> <li>• Swapped defined arbitration states for TX_SUSPEND and TX_DISABLE</li> <li>• Added "signals-on-the-wire" diagram for suspend and disable operations</li> <li>• Restored power-on state of the Disable bit to be that of a strap option</li> <li>• Changed nomenclature of the suspend process to show the <b>Bias</b> bit as the suspend state indicator while the <b>Control</b> register <b>Suspend</b> and <b>Disable</b> bits indicate their respective “pending” operation</li> <li>• Changed assertion time for TX_SUSPEND</li> </ul>
		<ul style="list-style-type: none"> <li>•</li> </ul>

Figure 0-1 –Document Revision Table

5  
6  
7  
8

## 6.7 Port Suspend

Port suspend mechanisms provide a facility for implementing a power conservation state while maintaining a port-to-port connection between a (possible) active bus segment and a (possible) inactive bus segment. While in this state, a port is unable to transmit or receive data transaction packets. However, a suspended port is capable of generating or receiving a resume event - restoring the port-to-port connection to normal, full-power, operation.

The glossary below provides definitions, unique in some instances, for terms used in the discussion of suspend and resume mechanisms, protocol, and process:

**suspend state:** a power state in which power consumption is as low as possible without turning power off - normal data processing is not possible;

**Active:** a port state in which the port is connected but not suspended or disabled;

**Resume:** a transition process from suspend to full power in which normal data processing is possible - normal transaction packet processing does not occur in a port/node involved in the process of resuming from a suspend state;

**Suspended Fault state:** the state of a port which has its **Fault** bit set and its **Bias** bit set. A port in this state has the same power consumption restrictions as a port in a suspend state;

**Resume Fault state:** the state of a port which its **Fault** bit set and its **Bias** bit clear. A port in this state has the same power consumption restrictions as a port in a suspend state;

**Suspend initiator:** an active port in a node which has been selected to initiate suspend notification to an active port in another node to which it is connected;

**Suspend target:** an active port in a node which receives suspend notification from a port in another node to which it is connected;

**Resume initiator:** a suspended port in a node which has been selected to initiate a resume event to a suspended port in another node to which it is connected;

**Resume target:** a suspended port in a node which detects a resume event from a suspended port in another node to which it is connected;

**Suspend Connection:** a port-to-port connection between two nodes in which both ports are in a suspend state;

**Suspend Domain:** three or more nodes joined via port-to-port connections in which all ports may be in a suspended state;

**Bus Manager:** provides (among other functions) suspend mechanism management;

**Boundary Node:** a node with one or more active ports and one or more suspend connections;

**Set:** logic 1, not clear, a logic high state;

**Clear:** logic 0, not set, reset, a logic low state;

**Notify<sub>hold</sub>:** A period of time defined as 8,192 SCLKs - approximately 166.67  $\mu$ s;

**Bias<sub>hold</sub>:** A period of time defined as 8,192 SCLKs - approximately 166.67  $\mu$ s;

**Detect<sub>min</sub>:** A period of time defined as 8,192 SCLKs - approximately 166.67  $\mu$ s;

**time<sub>res\_notify</sub>:** A period of time defined as 16,384 SCLKs - approximately 333.33  $\mu$ s;

**RESET\_DETECT interval:** 80.0 milliseconds, maximum 85.3 milliseconds

**Short\_Reset Interval:** 1.6 microseconds

**TX\_DISABLE:** Arb\_A\_Tx = Z, Arb\_B\_Tx = 1

**TX\_SUSPEND:** Arb\_A\_Tx = '0,' Arb\_B\_Tx = '0'

**NOTE:** All timing values are to be interpreted as the *maximum* time allowed for an operation to complete, a response to occur, or a stimulus to be applied. In actual application, all operations are expected to complete in the shortest time possible, responses are to be provided in the earliest time period possible, and stimulus must be applied as soon as feasible.

### 6.7.1 Port Register Map

The register map in Figure 0-2 identifies a port's register bits. The suspend/resume process and mechanism specifically make use of the bits: **Con**, **Bias**, **Chg\_int\_en**, **Initiate Suspend**, **Initiate Resume**, **Initiate Disable**, **Initiate Enable**, **Disabled**, **Fault Set**, and **Fault Clear**.

Figure 0-2 -- Port Control Set, Control Clear, Status, and Alternate Status Register map

Address*	Contents							
	0	1	2	3	4	5	6	7
(1)000 <sub>b</sub>	Astat		Bstat		Ch	Con	Bias	Disabled
(1)001 <sub>b</sub>	Negotiated_speed			Rsrvd				
(1)010 <sub>b</sub>	Chg_int_en	Initiate Suspend	Initiate Disable	Enab_token (optional)	Fault Set	rsrvd		
(1)011 <sub>b</sub>	Chg_int_en	Initiate Resume	Initiate Enable	Enab_token (optional)	Fault Clear	rsrvd		
(1)100 <sub>b</sub>	rsrvd							
(1)101 <sub>b</sub>	rsrvd							
(1)110 <sub>b</sub>	rsrvd							
(1)111 <sub>b</sub>	rsrvd							

Port register addresses are referred to using the following naming conventions:

Port Register Address*	Port Reference
(1)000 <sub>b</sub>	<b>Status A</b>
(1)001 <sub>b</sub>	<b>Status B</b>
(1)010 <sub>b</sub>	<b>Control Set</b>
(1)011 <sub>b</sub>	<b>Control Clear</b>

\*Note: The most significant bit of the address (parenthesized) is used only by the link during a PHY register read/write (Lreq). The most significant bit is not used when addressing a port via an extended PHY packet.

Port registers **Status A** and **Status B** are read only. A read of a port's **Control Set** or **Control Clear** registers will return the current state of each bit in the **Control** register.

The readable register contents of the **Control Set** and **Control Clear** are identical.

A bit in the **Control** register is set (logic 1) when the **Control Set** register (address 010<sub>b</sub>) is written with a bit set in the data field (whose bit position corresponds to the bit position of the bit to be set). Multiple bits may be set with a single register write.

A bit in the **Control** register is cleared (logic 0) when the **Control Clear** register (address 011<sub>b</sub>) is written with a bit set (logic 1) in the data field (whose bit position corresponds to the bit position of the bit to be cleared). Multiple bits may be cleared with a single register write.

1 Figure 0-3 – Port Register Map Bit Field Definitions

Register (1)000<sub>b</sub> - **Status A**

Field	Size	Type*	Description
Astat	2	Ro	TPA line state for the port: 00 <sub>2</sub> = invalid 01 <sub>2</sub> = 1 10 <sub>2</sub> = 0 11 <sub>2</sub> = Z
Bstat	2	Ro	TPB line state for the port (same encoding as Astat)
Ch	1	Ro	If set, the port is a child, else a parent. The meaning of this bit is undefined from the time a bus reset is detected until the PHY transitions to state T1: Child Handshake during the tree identify process (see 4.4.2.2 in IEEE Std 1394-1995).
Con	1	Ro	If set, the port is connected, else disconnected. The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed.
Bias	1	Ro	If set, bias voltage is detected (possible connection). The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed.
Disabled	1	Ro	When set, a port is disabled (the port is in a low power state); a disabled port will not respond to or generate bus resets, suspend notification, or resume events; this bit assumes the state of its power-on strap option upon a power-up reset.

Register (1) 001<sub>b</sub> - **Status B**

Field	Size	Type*	Description
Negotiated_speed	3	Ro	Indicates the maximum speed negotiated between this PHY port and it's immediately connected port; the encoding is the same as for the <i>xspd</i> bit in self-ID packet 7 (see clause 6.2.1 of the IEEE 1394-1995.A draft specification).
Rsvd	5	Ro	reserved - must not be used or interpreted as having a meaningful value

Register: (1) 010<sub>b</sub> and (1) 011<sub>b</sub> – **Control Set** and **Control Clear** (respectively)

Field	Size	Type*	Description
Chg_int_en	1	Rw	<b>change interrupt enable</b> - if set, the PHY will interrupt the link with a 4-bit PHY Status Packet when one or more of the following bits change state: <b>Con, Bias, Suspend, Fault, or Disable</b> ; this bit is clear subsequent to a power reset.
Initiate Suspend (Control Set); Initiate Resume (Control Clear)	1	Wo	When setting this bit via a write to register <b>Control Set</b> , the port is selected as a suspend initiator; setting this bit via a write to register <b>Control Clear</b> selects the port as a resume initiator; this bit is clear (logic 0) subsequent to a power reset.
Initiate Disable (Control Set); Initiate Enable (Control Clear)	1	Wo	When setting this bit via a write to register <b>Control Set</b> , the port is selected to be disabled; setting this bit via a write to register <b>Control Clear</b> selects the port to be enabled; this bit is clear (logic 0) subsequent to a power reset.
Enab_token (optional)	1	Rw	Enable token-style arbitration. When set, the enhancements specified in clause 6.5 of the IEEE 1394-1995.A draft specification shall be enabled for this port.
Fault	1	Rw	Set when a port is not able to successfully interact with it's connected port during either a suspend or resume process; When set, writing to the <b>Control Clear</b> register with the value <b>Fault</b> in the data field select the port as a resume initiator; writing to the <b>Control Set</b> register with the value <b>Fault</b> in the data field is an undefined operation; this bit is clear subsequent to a power reset.
Rsrvd	3	Ro	Reserved - must not be used or interpreted as having a meaningful value

Registers: (1)100<sub>b</sub>, (1)101<sub>b</sub>, (1)110<sub>b</sub>, (1)111<sub>b</sub>

Field	Size	Type*	Description
Rsrvd	8	Ro	Reserved - must not be used or interpreted as having a meaningful value

\***Type** definition: Ro=Read Only, Rw=Read/Write, Wo=Write Only – from the perspective of extended PHY packet access.

- 1
- 2
- 3
- 4
- 5

## 6.7.2 Suspend Model and Process Overview

The suspend mechanism allows pairs of directly-connected ports to be placed into a low-power, suspended state. Any active port may be selected to initiate suspend state notification. A port is selected to become a suspend notification initiator when a PHY register write packet is sent to the port's **Control Set** register with the value **Initiate Suspend** in the data field. A suspend initiator notifies the port to which it is connected (the target) to enter into the suspend state.

A suspend domain is created when three (or more) nodes are joined via a port-to-port connection in which each port is in a suspended state. Two nodes with a port-to-port connection (each in a suspend state) constitutes a **suspend connection** and can be the attach point between an active (i.e. not suspended) domain and a suspend domain.

A suspend domain is restored to normal operation when a suspended port in the domain detects a "resume" event (within the constraints outlined in proceeding sections). A resume event may be initiated by any connected port in a suspend state whose **Disabled** bit is clear.

A connected port in a suspend state which detects a resume event becomes a resume target and will propagate the resume event to all other connected and suspended ports in it's node (within the constraints outlined in proceeding sections).

A port which is in a low power state (e.g. has its' **Disable** or **Fault** bit set or its' **Bias** bit clear, or does not have a port connection) will be reported as no-connection in the nodes' self-ID packet.

A port connected to a 1394-1995 port may enter into a low power state equivalent to a suspend state. This state is indicated by the port's **Fault** bit set and its' **Bias** bit set. This state may be referred to as the **Suspended Fault** state. A port in this state can be selected as a resume initiator by writing the port's **Control Clear** register with the value **Fault Clear**.

### 6.7.2.1 Port Suspend Circuitry

A common mode current is supplied from the TPA pair on a node's port to the TPB pair on a peer port through a cable connection between the two ports. The level of the current will result in a voltage drop across a 5 kilohm current sink on the TPB pair of the peer port no greater than 0.4 volts. The TPA side of the port-to-port connection has a connection from the output of the TpBias generator to the input of a voltage-sensing circuit. If the cable connection is removed, the voltage input to the sensing circuit will rise, generating a disconnect notification on its' output.

An informative example follows (actual circuit implementation may vary):


Current is supplied through a cable connection to a peer port's TPB pair through a 100 kilohm resistor connected between an *always on* power rail (3.3 volts) and the output of the disabled TpBias generator. The input to a schmidt trigger buffer is connected to the junction of the 100-kilohm resistor and the TpBias generator output. This mechanism will create a signal (active logic low) on the output of the buffer when the cable connection between the target and initiator is opened (see figure 0-4). Note: The output of the buffer is monitored only when a port is in a suspended state - e.g. TpBias generator (among other circuitry) has been disabled and it's output is in a high impedance state.

While in the suspended state, a port is configured as follows (refer to section 6.7.1 for a detailed description of a port's **Status** and **Control** registers):

- Only circuitry associated with the port's voltage-sense and **Port\_Status** TpBias detector is active;
- The port's **Disable** bit is clear (i.e. port enabled);
- The port's **Bias** bit is clear (i.e. port is suspended);

1 Figure 0-4 shows the cable media signals interface configuration – shaded circuitry is required to be active in  
2 a port in a suspend state.  
3  
4

Figure 0-4 – Cable media signal interface configuration with Suspend Connection Circuitry



5  
6  
7 Common mode signaling on the TPA port is used by both the suspend initiator and suspend target to establish  
8 either a suspend connection or generate a resume event.  
9

10 Connect and disconnect detection while a port is in a suspended state is obtained via the output of voltage  
11 sense circuitry whose input is connected to the TpBias generator output. A leakage current source (attached  
12 to the TpBias generator output of the TPA port) is delivered into a current sink on the TPB peer port through a  
13 cable connection. When one suspended port or the other is disconnected from the cable, a rise in voltage  
14 occurs on the voltage sensing circuit input - generating a disconnect notification signal on the output on the  
15 voltage sense circuitry.  
16


17 The input to the voltage sense circuitry will remain in a low state while the current sink is attached through the  
18 cable connection. Connect notification results in a resume event (the port's **Con** bit becomes set - among  
19 other actions as outlined in proceeding sections). Disconnect notification results in the port's **Con** bit being  
20 cleared - a resume event may be indirectly generated – dependent upon the state of the ports' **chg\_int\_en** bit  
21 and the resultant actions of the PHY's attached link.  
22



### 6.7.3 PHY Register Addressing

PHY registers are accessed using an extended PHY packet consisting of the following fields:

Figure 0-5 – Extended PHY Packet Format



The fields in the extended PHY packet are defined as follows:

- phy\_ID*: 6-bit node address of the node's PHY;
- type*: 4-bit field identifying the type of PHY register operation
  - 0000<sub>b</sub>=Ping
  - 0001<sub>b</sub> =Node Core Register Read
  - 0010<sub>b</sub> =Reserved
  - 0011<sub>b</sub> =Node Core Register Read PHY Response Packet
  - 0100<sub>b</sub> =Resume
  - 0101<sub>b</sub> =Indexed Register Read
  - 0110<sub>b</sub> =Indexed Register Write\*
  - 0111<sub>b</sub> =Indexed Register PHY Response Packet
  - 1000<sub>b</sub> through 0111<sub>b</sub>=Reserved
  - 1111<sub>b</sub> =Not Implemented
- page*: 3-bit page select. Page 000<sub>b</sub> selects the page providing access to the PHY's 16 port register banks.
- port*: 4-bit port value selects one of 16 register banks - each bank contains 8 registers
- reg*: 3-bit register select field - selects 1 of the 8 registers in a port register bank on a page.
- value*: 8-bit field which will either return the contents of the selected register being read or contain a pattern of bit(s) to be set or cleared in the selected register during a write.

The first eight core node registers can only be read when using an extended PHY packet to access them. Only the Link can write to these registers using methods outlined in IEEE Std. 1394-1995 and 1394a.

When reading the nodes first eight core registers, the bits in the extended PHY packet fields *page* and *port* are in a cleared state while the *reg* field bits are configured to address one of the eight node core registers (000<sub>b</sub> through 111<sub>b</sub>).

\* All PHY registers may be read with an extended PHY packet, however, only *reg* field values 010<sub>b</sub> and 011<sub>b</sub> (port **Control Set** and **Control Clear** registers -respectively) may be written to and then only when accessing *page* 000<sub>b</sub> with *port* values 0000<sub>b</sub> through 1111<sub>b</sub>

#### 6.7.3.1 Ping

Refer to revision 1.1 of IEEE 1394-1995a draft specification clause 7.3.5 for specific information on the details for extended PHY packet of type 0000<sub>b</sub> (**Ping**).

#### 6.7.3.2 Node Core Register Read

This extended PHY packet type facilitates a read only operation of the first eight registers in the PHY's register map (referred to as the node core registers).

Bit field values for *page* and *port* are equal to zero when accessing the node core registers.

Bit field values for *reg* range from 000<sub>b</sub> to 111<sub>b</sub> (inclusive) – depending upon which node core register is being read.

1 Refer to revision 1.1 of IEEE 1394-1995a draft specification clause 6.1 for definitive detail of the PHY register  
2 map.

### 3 **6.7.3.3 Node Core Register Read PHY Response Packet**

4 This PHY response packet contains the exact same field values as the extended PHY packet of type **Node**  
5 **Core Register Read** (type 0001<sub>b</sub>) with the exception that the field **value** contains the contents of the node  
6 core register being read.

### 7 **6.7.3.4 Resume**

8 The **page** and **port** fields for the **Resume** PHY packet type are clear (logic 0). The **reg** field addresses the  
9 port **Control Clear** register (011<sub>b</sub>). The **value** field contains the value for **Initiate Resume**.

10  
11 A node which receives a **Resume** PHY packet configures all its connected and suspended ports to be resume  
12 initiators - as if each port had the value **Initiate Resume** written to it's **Control Clear** register.

13  
14 Each resuming port in the node will generate a resume event to it's connected port.

15  
16 A response packet is not returned for an extended PHY packet of type **Resume**.

### 17 **6.7.3.5 Indexed Register Read**

18 All PHY registers (except the node core registers) are read by this extended PHY packet type.

19  
20 The **page** field selects which register page. The **port** field selects one of sixteen register ports (each port  
21 provides access to eight registers). The **reg** field selects one of eight registers in a port on a register page.

22  
23 The registers pertinent to this proposal are the first four registers in each of the sixteen PHY port registers  
24 located in **page** zero. These are (specifically): **Status A**, **Status B**, **Control Set**, and **Control Clear** (**reg**  
25 values 000<sub>b</sub>, 001<sub>b</sub>, 010<sub>b</sub>, and 011<sub>b</sub> – respectively).

26  
27 A read from 010<sub>b</sub> (**Control Set**) or 011<sub>b</sub> (**Control Clear**) returns the current value of the port's **Control**  
28 register - the contents returned for a read of either the **Control Set** or the **Control Clear** registers will be  
29 identical (note: the bits **Initiate Suspend**, **Initiate Resume**, **Initiate Disable**, and **Initiate Enable** are write  
30 only bits and will always return a value of zero. The **Fault Set** and **Fault Clear** bit will always return a value  
31 of one if the port is in a fault state, otherwise, it will return a value of zero.

32  
33 A read from 001<sub>b</sub> or 010<sub>b</sub> (**Status A** and **Status B** respectively) will return current values of the defined bits.  
34 Any undefined or reserved bits will always return a value of zero.

### 35 **6.7.3.6 Indexed Register Write**

36 Only a ports **Control Set** or **Control Clear** registers (010<sub>b</sub> and 011<sub>b</sub> - respectively) may be written to via an  
37 extended PHY packet. The **Control Set** and **Control Clear** registers are only available in **page** zero, **port**  
38 register banks 0000<sub>b</sub> through 1111<sub>b</sub>.

39  
40 Writes to 010<sub>b</sub> (**Control Set**) set corresponding bits (as specified in the 'value' field) in the port's **Control**  
41 register

42  
43 Writes to 011<sub>b</sub> (**Control Clear**) clears the corresponding bits (as specified in the 'value' field) in the port's  
44 **Control** register.

### 45 **6.7.3.7 Indexed Register PHY Response Packet**

46 The PHY response packet for an indexed register read or write will contain the same data for field **page**, **port**,  
47 and **reg** as the read or write packet. The **value field** will contain the contents of the register being read or  
48 written.

1 In the instance of a write packet, the value returned will include a state value for **Initiate Suspend**, **Initiate**  
2 **Resume**, **Initiate Disable**, or **Initiate Enable** ONLY when the write packet included a set value for the  
3 corresponding bit. This is the only time set values for these bits will be returned.

4  
5 Returning the value written for **Initiate Suspend**, **Initiate Resume**, **Initiate Disable**, or **Initiate Enable** in the  
6 response packet provides acknowledgement of the requested action to the originator of the PHY register write  
7 packet.

## 8 6.7.4 Entry into Suspend

9 A port will initiate suspend notification when it's port **Control Set** register is written with the value **Initiate**  
10 **Suspend**.

11  
12 Once a suspend connection state has been established between a suspend initiator and a suspend target,  
13 both the initiator and target nodes are required to have only their connect/disconnect voltage sense circuitry  
14 and **Port\_Status** comparator active.

15  
16 When a port detects it's incoming TpBias decrease to below 0.4 volts, it will clear it's own **Bias** bit and drive  
17 it's outgoing TpBias to below 0.4 volts. After driving a low voltage TpBias for a time interval of **Bias<sub>hold</sub>**, the  
18 port will configure it's TpBias generator output to a high impedance state, thereby allowing the voltage-sense  
19 circuitry input connected to the output of the TpBias generator to detect a port connection. A connection will  
20 exist if the input to the voltage sense circuitry is held low - a result of a cable connection to a TPB port's  
21 current sink path on a port of another node.

22  
23 The node containing a suspend initiator will generate a short reset on all of it's active ports when the suspend  
24 target acknowledges receipt of the suspend request (driving TpBias to the suspend initiator to a low state).

25  
26 A port which has it's **Bias** bit clear will not respond to or generate a bus reset or subsequent suspend  
27 notifications. A port in a suspend state will not drive it's TpBias.


### 28 6.7.4.1 Remote Suspend Initiator Selection

29 An extended PHY packet of type 'Indexed Register Write' to a node's port **Control Set** register with the value  
30 **Initiate Suspend** will select that port as a suspend initiator. The port connected to the suspend initiator  
31 becomes the suspend target.



32  
33 Immediately upon receiving the extended PHY packet, the suspend initiator responds with an indexed register  
34 PHY response packet which includes the value contained in the initiator's **Control** register (with the **Initiate**  
35 **Suspend** bit set – acknowledging receipt of the suspend initiator selection).

36  
37 The figures below illustrates observable signal transactions on the bus during a suspend request sequence as  
38 seen by the suspend target and by the active ports in the node containing the suspend initiator.

39  
40 Figure 0-6 – Bus Signals Received by Suspend Target



41  
42  
43  
44  
45  
46  
47  
48  
49 Figure 0-7 – Bus Signals Received by active ports in a Node containing a Suspend Initiator



1  
2  
3 The suspend initiator asserts **TX\_SUSPEND** to the target for a **Short\_Reset** time interval. Upon terminating  
4 **TX\_SUSPEND** the suspend initiator monitors incoming TpBias (on its TPB pair) from the suspend target for a  
5 time period of **Notify<sub>hold</sub>**. The suspend initiator monitors for acknowledgement of the suspend request by the  
6 target when the target drives it's TpBias to the initiator to below 0.4 volts. Upon detecting a low voltage  
7 TpBias from the target the initiator clears it's **Bias** bit and drives TpBias to the target to below 0.4 volts for a  
8 time interval of **Bias<sub>hold</sub>**. Upon expiration of **Bias<sub>hold</sub>**, the initiator places the output of its TpBias generator into  
9 a high impedance state (the TpBias generator is disabled) and the initiator transitions into a suspend state.  
10 All non-essential circuitry for the initiator is placed into the lowest power state possible (only  
11 connect/disconnect voltage sense circuitry and the **Port\_Status** bias detector are required to remain active).  
12

13 If the initiator does not detect an incoming low voltage TpBias during **Notify<sub>hold</sub>**, the initiator will, after placing  
14 the output of it's TpBias generator in a high impedance state, sample the output of it's voltage-sense circuitry.  
15 If the voltage-sense circuitry output is in a logic high state (indicating a port connection), the initiator sets it's  
16 **Fault** bit and transitions into a suspend state (the port's **Bias** bit will remain set as long as the port's incoming  
17 TpBias is present). If, however, the output of the voltage-sense circuitry is low (indicating that a disconnect  
18 occurred during the suspend process) the suspend initiator will transition into a low-power disconnected state.  
19

20 A set **Fault** bit in a port's **Control** register indicates a condition in which suspend or resume notification  
21 between an initiator and a target did not complete properly.  
22

23 A port with **Fault** set will not respond to or generate bus resets, suspend initiator selection, suspend  
24 notification or resume events. The port may, however, be selected as a resume initiator when the **Fault** bit is  
25 cleared via a register write to the port's **Control Clear** register with a value of **Fault**.  
26

27 If a connected port with it's **Fault** bit set becomes disconnected, the **Fault** bit will clear and the port will  
28 transition to a disconnected suspend state.  
29

30 A connected port with it's **Fault** bit set and **Bias** bit set will clear the **Fault** bit when the **Bias** bit clears (e.g.  
31 when the port's incoming TpBias is removed). A resume event or a bus reset will not occur when the TpBias  
32 loss is detected.

### 33 6.7.4.2 Suspend Initiator Selection from the Link

34 A link selects a port to become a suspend initiator by generating an extended PHY packet of type indexed  
35 register write to it's own PHY. The PHY packet will contain the node ID of the PHY associated with the link.  
36 The PHY packet will write to the port **Control Set** register of the port to be selected as a suspend initiator with  
37 the data field value of **Initiate Suspend**.  
38

39 The suspend initiator node will arbitrate the bus. When the node gains control of the bus, it generates an  
40 extended PHY packet of type indexed register write with it's own node ID and page, port, and reg fields set to  
41 address the **Control Set** register of the port to be selected as the suspend initiator. A value of **Initiate**  
42 **Suspend** is written to the **Control Set** register. This notifies all other nodes on the bus (at least those that  
43 are interested) of the event.  
44

45 An indexed register PHY response packet will be generated by a node which receives an indexed register  
46 write PHY packet from the PHY's own link.  
47

48 The suspend initiator asserts **DATA\_PREFIX** (Arb\_A\_TX = '0,' Arb\_B\_TX = '1') to all of it's connected and  
49 active ports followed by a short reset to all active ports except the target. The target is sent a **TX\_SUSPEND**  
50 arbitration state.

1  
2 The suspend connection state process is the same as that outlined in clause 6.7.4.1.

### 3 **6.7.4.3 Target Response to Suspend Request**

4 When an initiator generates **TX\_SUSPEND** to the target, it will be received as an **RX\_SUSPEND**

5  
6 The target, upon seeing **RX\_SUSPEND**, responds by repeating **TX\_SUSPEND** out through all of its other  
7 active ports (selecting them as suspend initiators). The target will drive its TpBias to the initiator to below 0.4  
8 volts for a time of **Bias<sub>hold</sub>** (waiting for the initiator to respond by driving its TpBias into the target to a voltage  
9 level below 0.4 volts). After driving a low voltage TpBias to the initiator for the **Bias<sub>hold</sub>** time, the target  
10 disables the output of its TpBias generator (generator output goes to a high impedance state). All non-  
11 essential circuitry for the target is placed into the lowest power state possible (only connect/disconnect voltage  
12 sense circuitry and the **Port\_Status** bias detector are required to remain active when a port is in a suspend  
13 state).

14  
15 As soon as the target sees its incoming TpBias drop to below 0.4 volts, the target completes its portion of the  
16 suspend connection protocol by clearing its **Bias** bit and then transitions to a suspend state.

17  
18 If the target continues to detect TpBias from the initiator (**Bias** bit of the suspend target is set) after the  
19 **Bias<sub>hold</sub>** time of asserting of its low voltage TpBias to the initiator, the target sets its **Fault** bit and transitions  
20 to a suspend state (the port's **Bias** bit will remain set as long as the initiator continues to assert TpBias to the  
21 target).

22  
23 A set **Fault** bit in a port's **Control** register indicates a condition in which suspend or resume notification  
24 between an initiator and a target did not complete properly.

25  
26 A port with **Fault** set will not respond to or generate bus resets, suspend initiator selection, suspend  
27 notification or resume events. The port may, however, be selected as a resume initiator when the **Fault** bit is  
28 cleared via a register write to the port's **Control Clear** register with a value of **Fault**.

29  
30 If a connected port with its **Fault** bit set becomes disconnected, the **Fault** bit will clear and the port will  
31 transition to a disconnected suspend state.

32  
33 A connected port with its **Fault** bit set and **Bias** bit set will clear the **Fault** bit when the **Bias** bit clears (e.g.  
34 when the port's incoming TpBias is removed). A resume event or a bus reset will not occur when the TpBias  
35 loss is detected.


#### 36 **6.7.4.3.1 Suspend Blocking**

37 A port can be pre-configured to not respond to suspend notification (thereby preventing it from propagating  
38 suspend notification into other active ports in its node). The method described is the recommended suspend  
39 propagation block mechanism:

40  
41 Assume a bus topology as in Figure 0-8:

42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52

Figure 0-8 – Example Suspend/Resume Domain Topology



1  
2 Further, assume node Bg is the Bus/Power Manager and desires to create a suspend domain consisting of  
3 nodes Gr, Hr, Ir, and Kr. Nodes Ny, Oy and Py are not to be suspended as are nodes Lb, Fb, Eb, Ab, Bg, Cg,  
4 and Dg.

5  
6 The Bus Manager begins by sending an index register write PHY packet to node Gr, port Gr3, setting port  
7 Gr3's **Initiate Disable** bit. Port Gr3 drops it's TpBias\* to port Ny1, clearing the **Bias** bit in Ny1. Port Ny1  
8 responds by dropping it's TpBias to port Gr3, clearing the **Bias** bit in Gr3. Both nodes Gr and Ny assert a  
9 short reset to the other connected and active ports in their domains (Gr2, Gr1, and Ny3, Ny2 respectively).  
10 Ports Ny1 and Gr3 (of nodes Ny and Gr, respectively) are in a suspended and maintain a suspend connection  
11 between an active domain consisting of nodes NY, Oy, and Py and a second active domain consisting of all  
12 other nodes.

13  
14 The Bus Manager node (Bg) sends another PHY register write packet to Node Gr, port Gr3, clearing Gr3's  
15 **Disable** bit (port Gr3's **Suspend** bit remains set). This enables port Gr3 to recognize a resume event from  
16 port Ny1 if port Ny1 ever generates a resume event. If the Bus Manager never wants Gr3 to respond to a  
17 resume event from port Ny1, the Bus Manager never clears port Gr3's **Disable** bit.

18  
19 The Bus Manager node (Bg) sends a PHY register write packet to node Fb, port Fb3, selecting it as a suspend  
20 initiator. The suspend propagates into and through node Gr into nodes Hr, Ir, and Kr.

21  
22 If the Bus Manager wanted to configure ALL remaining nodes to a suspend state (since domain 'y' is active  
23 and port Gr3 will now respond to a resume event from port Ny1) the Bus Manager could generate a PHY  
24 register write packet to node Kr, port Kr1, selecting it as the suspend initiator. The suspend event would  
25 propagate through all of the 'r' domain and on into the 'b' and 'g' domains.

26

\*There additional events and signals on the bus generated as a result of setting a port's **Initiate Disable** bit. Refer to clause 6.7.13 for specific details. The process of port disable has been paraphrased in this clause for the purpose of being able to focus on the use of the disable process to create a single port to port suspend connection without creating an entire suspend domain.

27

## 6.7.5 Resume (Exit from a Suspended-Connected State)

A connected port in a suspend state will generate a resume event when one of the following events occur:

- a) The port's **Control Clear** register is written with the value **Initiate Resume**;
- b) A node receives an extended PHY packet of type **RESUME**;
- c) The port detects a state change on its TPB pair from no TpBias to TpBias present (e.g. a port's **Bias** bit is set).

A port may participate in the resume process as both a resume initiator and a resume target. A port assumes the role of a resume initiator when it asserts TpBias to a connected and suspended port. A port assumes the role of a resume target when it is in a suspend state and becomes the recipient of TpBias from a resume initiator.

A unique condition exists when a port is in a **Suspended Fault** or a **Resume Fault** state.

A port in a **Suspended Fault** state will assume the role of a resume initiator when it's **Control Clear** register is written with a value if **Fault Clear + Initiate Resume**. If the port's **Control Clear** register is written with the value **Fault Clear** no action will be taken.

A port in a **Resume Fault** state will assume the role of a resume target when it's connected port asserts TpBias. Assertion of TpBias by a port to a port with it's **Fault** bit set will clear the **Fault** bit.

When a resume initiator resides in a node with one or more active ports, transactions from the active port(s) will not be repeated into the resume initiator or from the resume initiator to the resume target.

A resume target responds to a resume initiator by asserting it's TpBias to the resume initiator as well as causing all other connected and suspended ports in it's node to assert TpBias to the port they are connected to (as if the value **Initiate Suspend** to the **Control Clear** registers of all other suspended and connected ports in it's node which do not have their **Disabled** bit set – selecting them as resume initiators).

If a resume initiator does not detect TpBias from it's resume target within a time interval of **Detect<sub>min</sub>** (measured from the time the resume initiator's clocks become stable), the resume initiator will set it's own port **Fault** bit, no longer drive TpBias to the resume target, and transition to a suspend state.

A port which has it's **Fault** bit set and it's **Bias** bit clear is an indication of a failed resume response from a resume target. A port in this state will remain in this state until the resume target asserts TpBias (i.e. **Bias** sets) at which time **Fault** will clear and the port will participate as a resume target.

A connected port with it's **Fault** bit set and it's **Bias** bit clear will clear it's **Fault** bit when it becomes disconnected (i.e. **Con** clears).

A connected port with it's **Fault** bit set and it's **Bias** bit clear will not respond to or generate bus resets or suspend notification.

When a resume target exists in a node which has one or more active ports (i.e. a boundary node), the PHY in which the resume target resides will not propagate any activity from the active bus segment to any port participating in the resume process. The boundary node containing a resume target will wait two **RESET\_DETECT** intervals (measured from the time the resume target detected TpBias from it's resume initiator) after which it begins arbitration for control of the active bus (for the purpose of generating an arbitrated short reset to all of it's active ports as well as to all of it's resume targets). If the boundary node detects a short reset on it's resume target before the expiration of the two **RESET\_DETECT** delay, it will generate a long reset on all of it's active ports as well as all of it's resuming ports.

1 A resume initiator will wait five **RESET\_DETECT** intervals (measured from the time the resume target begins  
2 to assert TpBias) after which it will generate a long reset. The long reset will not be asserted if a short reset is  
3 detected prior to the expiration of the five **RESET\_DETECT** delay interval.

4  
5 A five **RESET\_DETECT** delay interval provides an opportunity for a resume target in a boundary node to win  
6 arbitration for control of it's node's active bus (for the purpose of generating an arbitrated short reset).

7  
8 The farthest resume target node from a resume initiator will, assuming it resides in a boundary node, begin  
9 arbitrating for control of the active bus for the purpose of generating an arbitrated short reset. Arbitration may  
10 take as long as two **RESET\_DETECT** intervals, therefore, the farthest resume target node may not be able to  
11 generate a short reset until the resume initiator has entered into it's fifth **RESET\_DETECT** interval. If a bus  
12 reset does not occur after five **RESET\_DETECT** intervals, the resume initiator will assume a boundary node  
13 does not exist and will, therefore, assert a long reset to begin active operation of the bus.

14  
15 When multiple boundary nodes exist in a resuming suspend domain, they all will arbitrate for control of their  
16 respective active domains. The boundary the node which first wins bus arbitration will generate a short reset  
17 to it's resuming ports. All other boundary nodes will detect the short reset and will generate a long reset to  
18 facilitate the connection of one active domain to another active domain.

19  
20 A resume initiator will always propagate a bus reset into any other resuming ports in it's node.

21  
22 When a bus reset is detected by resume target in a boundary node in process of arbitrating for it's active bus,  
23 that node will generate a long reset on both the active segment and all of it's resuming ports.

#### 24 6.7.5.1 Resume Propagation

25 A resume event will not propagate through an active port (e.g. a resume event in one suspend domain will not  
26 propagate into another suspend domain through an active boundary node).

27  
28 A port which has it's **Disabled** bit set will not respond to or generate bus resets, suspend notification or  
29 resume events. A "disabled" port will not drive it's TpBias.

30  
31 A connected port in a suspend state will generate a resume event when it **Control Clear register is written to**  
32 **with the value Initiate Resume** or when a node receives an indexed register write PHY packet of type  
33 **RESUME**.

34  
35 A port which generates a resume event becomes a resume initiator. A resume event is generated when the  
36 resume initiator asserts TpBias to the suspend port to which it is connected.

37  
38 A connected port in a suspend state which detects TpBias asserted on it's TPB pair, becomes a resume  
39 target.

40  
41 A resume target responds to a resume initiator by asserting it's TpBias to the resume initiator as well as  
42 causing all other connected and suspended ports in it's node to assert TpBias to the port they are connected  
43 to (as if the value **Initiate Suspend** to the **Control Clear** registers of all other suspended and connected  
44 ports in it's node which do not have their **Disabled** bit set – selecting them as resume initiators).

45  
46 If a resume initiator does not detect TpBias from it's resume target within a time interval of **Detect<sub>min</sub>**  
47 (measured from the time the resume initiator's clocks become stable), the resume initiator will set it's own port  
48 **Fault** bit and no longer drive TpBias to the resume target – it will transition to a low-power consumption state.

49  
50 A port which has it's **Fault** bit set and it's **Bias** bit clear is an indication of a failed resume response from a  
51 resume target and is defined to be in a **Resume Fault** state. A port in this state will remain in a low power  
52 state until the resume target asserts TpBias at which time **Fault** will clear and **Bias** will set - the port will  
53 respond as a resume target. A port in a **Resume Fault** state may be selected as resume initiator if it's  
54 **Control Clear** register is written with the value **Fault Clear + Initiate Resume**.



1 A connected port with it's **Fault** bit set and it's **Bias** bits clear will clear it's **Fault** bit when it is disconnected  
2 and the port will transition to the disconnected state.

3  
4 A connected port with it's **Fault** bit set and it's **Bias** bit clear will not respond to or generate bus resets or  
5 suspend notification.

6  
7 A resume initiator will always propagate a bus reset into any other port in it's node which is in the process of  
8 resuming.

### 9 **6.7.5.2 Resume via Extended PHY Packet**

10 A node's suspended ports may be selected as resume initiators via an extended PHY packet of type **Resume**.  
11 The extended PHY packet may be generated remotely and enter a node through an active port or it may be  
12 generated by the node's link through the PHY-Link interface.

13  
14 A node which receives a **Resume** PHY packet configures all its connected and suspended ports to be resume  
15 initiators - as if each port had the value **Resume Initiate** written to it's **Control Clear** register.

16  
17 Each resuming port in the node will generate a resume event to it's connected port.

18  
19 A PHY response packet is not returned by a node receiving an extended PHY packet of type **Resume**.

### 20 **6.7.6 Detach Detection During Suspend**

21 A disconnect between two connected ports that are in a suspend state is detected when the TPA port current  
22 source current sink through the cable connection is lost as a result of the cable being disconnected. When  
23 the cable connection is removed from one port or the other, a rise in voltage on the input to a port's voltage  
24 sense circuitry occurs. The voltage sensing circuit generates connect and disconnect notification. Connect  
25 notification results in a resume event on both ports and both port's **Con** bits are set. Disconnect notification  
26 results in both port's **Con** bit clearing - a resume event is **not** generated as a result of a disconnect while a  
27 port is in the suspend state.

### 28 **6.7.7 Connect Detection During Suspend**

29 A node will power up with all of it's ports in a suspend state. When a port powers up it may or may not have a  
30 connection to a port on another node. This section describes the behavior for both instances.

#### 31 **6.7.7.1 Connect Detection During Suspend/Power-Up**

32 A node, when it powers up, will have all ports configured as shown in the figure below:

33  
34

Figure 0-9 – Port Power-up Configuration  
Bit name & State

Register	0	1	2	3	4	5	6	7	
000b (Status)	X	Astat	X	Bstat	X	Ch	Con	Bias	Disabled
010b (Control)	0	Chg_int_en	0	Suspend	0	Disable	0	Enab_token	Fault
									rsvd

35

\*Y=Power-up state is dependent upon power-up strapping option.

36

37 During the power-up process, it is determined whether a port has a connection to another port or not.

38

39 When a port has a to another port, the output of it's voltage sense circuit (see figure 0-4) will be in a high  
40 state. When in this state, the port will sample it's TPB pair for the presence of TpBias.

41

42 If the port detects an incoming TpBias on it's TPB pair the port will assert TpBias on it's TPA pair, set it's **Bias**  
43 bit and cause all other connected and suspended ports in it's node to assert TpBias to the port they are

1 connected to (as if the value **Initiate Suspend** to the **Control Clear** registers of all other suspended and  
2 connected ports in it's node which do not have their **Disabled** bit set – selecting them as resume initiators).

3  
4 If an incoming TpBias is not detected on it's TPB pair, the port will assert TpBias on it's TPA pair to it's  
5 connected port for a time period of **Bias<sub>hold</sub>** after which it will sample for TpBias on it's TPB pair. If it does not  
6 detect TpBias, it will set it's **Fault** bit and no longer drive TpBias - it's **Bias** bit will be clear and it's **Con** bit will  
7 be set. When TpBias is detected, the **Fault** bit will clear and the port will participate as a resume target.

8  
9 If, during the **Bias<sub>hold</sub>** time, TpBias is detected on it's TPB pair, it's **Bias** bit will set and cause all other  
10 connected and suspended ports in it's node to assert TpBias to the port they are connected to (as if the value  
11 **Initiate Suspend** to the **Control Clear** registers of all other suspended and connected ports in it's node which  
12 do not have their **Disabled** bit set – selecting them as resume initiators).

### 13 6.7.8 Port Power Loss During Suspend

14 When power is lost, all connected ports continue to provide a current sink to their connected ports that are in  
15 a suspend state and no event notification will be provided to the suspended port connection.

16  
17 A port which had an active connection to a port on another node will no longer assert TpBias to it's connected  
18 port. If the connected port is an IEEE 1394-1995 PHY it will see the loss of TpBias as a disconnect event and  
19 respond accordingly.

20  
21 If the connected port is a suspend/resume capable PHY, the connected port will see a drop in it's incoming  
22 TpBias and will respond as outlined in section 6.7.4.

### 23 6.7.9 Reset Propagation

24 A reset will not propagate into and/or through a port with either it's **Bias** bit clear or it's **Fault** or **Disabled** bits  
25 set.

### 26 6.7.10 PHY-Core Suspend/Resume Control

27 A PHY core will not enter into a suspend state as long as LPS is asserted by the link.

28  
29 If a port's **Chg\_int\_en** bit is set, an interrupt event to the link will occur with a 4-bit status packet each time a  
30 port's **Control** port state changes.

31  
32 In this manner, a link can be notified each time a PHY port enters into a suspend, fault, or disabled state.

33  
34 When all ports on a PHY are inactive (i.e. suspended, disabled, or not connected) a link can, at it's option,  
35 remove LPS from the PHY. It should be noted, however, the Link may remove LPS (at its option) regardless  
36 of the state of any or all ports in the PHY.

37  
38 When all ports on a PHY are inactive (i.e. suspended, disabled, or not connected) and LPS is removed by the  
39 link, the PHY will enter into a suspend state.

40  
41 A suspended PHY maintains an ability to generate a LinkOn when one of it's port's **Control** register bits  
42 changes state.

43  
44 However, if a PHY's **Resume** bit (bit 0 of PHY node register 0101<sub>b</sub>) is clear, the PHY will not generate a  
45 LinkOn to the link.

46  
47 The link can set the PHY **Resume** bit through the PHY-link interface, however, **Resume** cannot be set or  
48 cleared via an indexed register write extended PHY packet.

49  
50 If, while the PHY is in a suspend state, the Link asserts LPS, the PHY core will transition to an active state. If  
51 the node **Resume** bit is set, all suspended and connected ports in the PHY will transition into a resume state.

1 If, however, the node **Resume** bit is clear, none of the suspended and connected ports in the PHY will  
2 transition to the resume event until selected as a resume initiator.

### 3 **6.7.10.1 PHY-Core Control from the Link**

4 A link can instruct a PHY to enter a suspend state by selecting each of the PHY ports to become suspend  
5 initiators or by writing to the **Control Set** register of each port with the value **Initiate Disable**. When the last  
6 port has entered into a suspend or disabled state, the link may then remove LPS from the PHY and the PHY  
7 will transition to a suspend state.

8  
9 The software stack controlling the link must be cognizant of the timing constraints involved (i.e. LPS should  
10 not be removed before all ports in the PHY have completed transitioning to a suspend or disabled state.

11  
12 If the link disables all ports, and, once all ports have transitioned to the disabled state, the link could then  
13 (after some TBD delay) enable all ports by writing the value **Initiate Enable** to the **Control Clear**  
14 register of each port which has its **Bias** bit clear. The link would then set the node's **Resume** bit followed by a  
15 removal of the LPS signal to the PHY. This would precondition all ports in the suspended PHY to respond to  
16 a resume event - resuming the PHY and asserting LinkON to the link (notifying the link of a resume event on  
17 the PHY).

Note: The point to note here is that the PHY core may resume from a suspend state when LPS is not asserted but the PHY's **Resume** bit is set and its ports are configured to respond to a resume event.

### 18 **6.7.11 Resume/Resume Collisions**

19 When a port is involved in the process of performing the function of a resume target when a suspended port  
20 in the same node detects a resume event, the suspended port in the node will begin the process of  
21 responding as a resume target to its resume initiator **and** will delay four **RESET\_DETECT** intervals before  
22 generating a long reset (providing a reset was not detected during the four **RESET\_DETECT** delay). If the  
23 node detects a reset from the first resume initiator before the second resume event has been active for two  
24 **RESET\_DETECT** intervals, the reset will not be propagated to the second resume initiator. If a reset is  
25 detected from the second resume initiator before a reset is detected from the first resume initiator, the reset  
26 will be propagated to the first resume initiator.

### 27 **6.7.12 Suspend/Resume Collisions**

28 If a resume event is detected by a resume target in a node containing a port involved in the process of  
29 performing the function of a suspend initiator or suspend target, the resume event will not be propagated into  
30 the resume target for a delay of *time<sub>res\_notify</sub>*, thus providing sufficient time for completion of the process  
31 currently underway.

### 32 **6.7.13 Port Disable**


33 A port will transition to a disabled state when its port **Control Set** register is written to with the value **Initiate**  
34 **Disable**.

35  
36 The target node of an indexed register write extended PHY packet generates a response packet.

37  
38 The figure below illustrates the signals which could be observed on the bus by both the port connected to a  
39 port in the process of transitioning to a disabled state and the ports connected to the other ports in a node  
40 containing the port transitioning to the disabled state.

41  
42


Figure 0-10 – Bus Signals Received by active ports in a Node containing a Disabling Port



43

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44

Figure 0-11 – Bus Signals Received by a port connected to a disabling port



A port concludes the process of transitioning to a disabled state by asserting a short reset to all of its active ports and an arbitration state of **TX\_DISABLE** to the port it is connected to for a time period of *Notify<sub>hold</sub>*. Upon removing **TX\_DISABLE**, it then disables its TpBias generator (turning it off, causing its output to go to a high impedance condition).

The port on the far end (connected to the newly disabled port) receives **TX\_DISABLE** as **RX\_DISABLE**. A p1394a PHY will arbitrate its active bus for the purpose of asserting a short reset. A 1394-1995 PHY will interpret the **RX\_DISABLE** as **ROOT\_CONTENTION**. It has been determined that a 1394-1995 PHY will assert a long bus reset when **ROOT\_CONTENTION** is detected.

When the port connected to a disabling port detects a loss of TpBias from the disabled port to which it is connected, it will respond to the event as outlined previously.

When a port is selected by its associated link to be disabled, the node in which the port to be disabled resides will arbitrate the bus. When the node gains control of the bus, it generates an extended PHY packet of type "indexed register write" with its own node ID, page, port and reg values to access the **Control Set** register of the port to be disabled with a value field value of *Initiate Disable*. This notifies all other nodes on the bus of the event.

If the node containing the port to be disabled is not able to gain control of the bus (via arbitration) for three **RESET\_DETECT** intervals, the node will assert a long reset to all connected and active ports in its node and will assert **TX\_DISABLE** to the port it is connected to for a time period of *Notify<sub>hold</sub>*. Upon removing **TX\_DISABLE**, it then disables its TpBias generator (turning it off, causing its output to go to a high impedance condition).

A port which has been disabled as the result of a PHY packet cannot have its **Disabled** bit cleared as the result of a disconnect or a connect event. A port's **Disabled** bit can only be cleared by an indexed register write extended PHY packet.

A disabled port with a connection to another port will have the following **Control** and **Status** register configuration:

Figure 0-12 – Configuration for a connected and disabled port

Register	Bit name & State							
	0	1	2	3	4	5	6	7
000b (Status)	X	Astat X	Bstat X	X	Ch X	Con 1	Bias Y*	Disabled 1
010b (Control)	Chg_int_en X	Suspend 0	Disable 0	Enab_token X	Fault 0		rsrvd	

\* Note: If the port to which the disabled port is connected is an IEEE 1394-1995 PHY, the disabled port's **Bias** bit will be set. If the port to which the disabled port is connected is a suspend/resume capable PHY, the disabled port's **Bias** bit will be clear.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20

### 6.7.14 Link “Wake” Notification

The link is notified of suspend/resume activity via the LinkOn signal line from the PHY and/or via status packets from it’s PHY. The link will only be notified of suspend/resume activity under certain and specific conditions.

The link maintains control of it’s own wake notification via the port **Chg\_int\_en** bit and the node **Resume** bit.

The PHY will generate a 4-bit PHY interrupt status packet to the link when a port’s status change occurs (**Bias, Disabled, Con, or Fault** bits change state), if it’s **Chg\_int\_en** bit is set, and LPS is active (indicating an active and powered-on link) - regardless of the state of the node’s **Resume** bit.

The PHY will generate a LinkOn when a port’s status change occurs (**Bias, Disabled, Con, or Fault** bits change state), if it’s **Chg\_int\_en** bit is set, and LPS is inactive (indicating an inactive and/or powered-off link) only when the node’s **Resume** bit is set. When the node’s **Resume** bit is set, the PHY will always generate a LinkOn when a resume event occurs in a node - regardless of the state of any port’s **Chg\_int\_en** bit.

The figure below provides further clarification of link wake notification:

Figure 0-13 –Link Wake Notification

State Condition:				Event Generated:	
LPS Signal	Resume bit Set	Chg_int_en bit Set	Change in Port Status*	LinkOn	Status Packet
Yes	X**	Yes	Yes	No	Yes
Yes	Yes	Yes	No	No	No
Yes	X	No	X	No	No
Yes	No	Yes	No	No	No
No	Yes	Yes	Yes	Yes	No
No	Yes	X	No	No	No
No	Yes	No	Yes	Yes***	No
No	No	X	X	No	No

\*Note: Port status change occurs when **Bias, Disabled, Con, or Fault** bits change state.

\*\*Note: X state is a *Don’t Care* state.

\*\*\*Note: LinkOn is only generated as the result of a resume event.

21  
22  
23  
24