

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

Table of Contents

6.7 Port Suspend	4
6.7.1 Port Register	5
6.7.2 Suspend Model and Process Overview	8
6.7.2.1 Port Suspend Circuitry	8
6.7.3 PHY Register Addressing	10
6.7.3.1 REG Value Usage	11
6.7.4 Entry into Suspend	11
6.7.4.1 Suspend Initiator selected via an Extended PHY Packet	12
6.7.4.2 Suspend Initiator Selected from the Link	12
6.7.4.3 Target Response to Suspend Request	13
6.7.4.3.1 Suspend Blocking	14
6.7.5 Resume (Exit from a Suspended-Connected State)	15
6.7.5.1 Resume Propagation	16
6.7.6 Detach Detection During Suspend	17
6.7.7 Connect Detection During Suspend	17
6.7.7.1 New Connect Detection During Suspend	17
6.7.7.2 Existing Connect Detection During Suspend	18
6.7.8 Port Power Loss During Suspend	18
6.7.9 Reset Propagation	19
6.7.10 PHY-Core Suspend/Resume Control	19
6.7.10.1 PHY-Core Control from the Link	19
6.7.11 Resume/Resume Collisions	19
6.7.12 Suspend/Resume Collisions	20
6.7.13 Port Disable	20
6.7.14 Link "Wake" Notification	21

31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47

Table of Figures

Figure 0-1 –Document Revision Table	3
Figure 0-2 -- Port Control Set, Control Clear, Status, and Alternate Status Register map	5
Figure 0-3 – Port Register Map Bit Field Definitions	6
Figure 0-4 – Cable media signal interface configuration with Suspend Connection Circuitry	9
Figure 0-5 – PHY Control Packet	10
Figure 0-6 – PHY Access Response Packet	10
Figure 0-7 – Extended PHY Packet of type "Resume"	10
Figure 0-8 – Example Suspend/Resume Domain Topology	14
Figure 0-9 – Port Power-up Configuration	17
Figure 0-10 – Configuration for a connected and disabled port	21
Figure 0-11 – Link Wake Notification	21

Date	Revision	Comment
08/14/97	.08	<ul style="list-style-type: none">• Corrected Arbitration state for TX_DATA_PREFIX• Added Revision Table• Added Table of Contents and List of Tables/Figures• Removed "Connected and active" from glossary• removed "and to any other ports in it's node which are in a suspend state;" from the glossary definition for "Resume Initiator"• Added clarification for Suspend Bit status when a Control Set or Control Clear register write with a value of Suspend is performed• Added power up state for the Fault bit in the Port Control register• Corrected state of Resume when the PHY does NOT generate a LinkOn
		<ul style="list-style-type: none">•

1

Figure 0-1 –Document Revision Table

6.7 Port Suspend

Port suspend mechanisms provide a facility for implementing a power conservation state while maintaining a port-to-port connection between a (possible) active bus segment and a (possible) inactive bus segment. While in this state, a port is unable to transmit or receive data transaction packets. However, a suspended port is capable of generating or receiving a resume event - restoring the port-to-port connection to normal, full-power, operation.

The glossary below provides definitions, unique in some instances, for terms used in the discussion of suspend and resume mechanisms, protocol, and process:

- suspend state:** a power state in which power consumption is as low as possible without turning power off - normal data processing is not possible;
- Active:** a port state in which the port is connected but not suspended or disabled;
- Resume:** a transition process from suspend to full power in which normal data processing is possible;
- Suspend initiator:** an active port in a node which has been selected to initiate suspend notification to an active port in another node to which it is connected;
- Suspend target:** an active port in a node which receives suspend notification from a port in another node to which it is connected;
- Resume initiator:** a suspended port in a node which has been selected to initiate a resume event to a suspended port in another node to which it is connected;
- Resume target:** a suspended port in a node which detects a resume event from a suspended port in another node to which it is connected;
- Suspend Connection:** a port-to-port connection between two nodes in which both ports are in a suspend state;
- Suspend Domain:** three or more nodes joined via port-to-port connections in which all ports may be in a suspended state;
- Bus Manager:** provides (among other functions) suspend mechanism management;
- Boundary Node:** a node with one or more connected and active ports and one or more suspend connections;
- Set:** logic 1, not clear, a logic high state;
- Clear:** logic 0, not set, reset, a logic low state;
- Notify_{hold}:** A period of time defined as 8,192 SCLKs - approximately 166.67 μ s;
- Bias_{hold}:** A period of time defined as 8,192 SCLKs - approximately 166.67 μ s;
- Detect_{min}:** A period of time defined as 8,192 SCLKs - approximately 166.67 μ s;
- time_{res_notify}:** A period of time defined as 16,384 SCLKs - approximately 333.33 μ s;
- RESET_DETECT interval:** 80.0 milliseconds, maximum 85.3 milliseconds
- TX_DISABLE:** Arb_A_Tx = 0, Arb_B_Tx = 0
- TX_SUSPEND:** Arb_A_Tx = 'Z,' Arb_B_Tx = '1'

1 **6.7.1 Port Register**

2 The register map in Figure 0-2 identifies a port's register bits. The suspend/resume process and
3 mechanism specifically make use of the bits: **Con**, **Bias**, **Chg_int_en**, **Suspend**, **Disable**, and
4 **Fault**.
5

Address*	Contents							
	0	1	2	3	4	5	6	7
(1)000b	Astat		BStat		Ch	Con	Bias	rsrvd
(1)001b	Negotiated_speed			rsrvd				
(1)010b	Chg_int_en	Suspend	Disable	Enab_token	Fault	rsrvd		
(1)011b	Chg_int_en	Suspend	Disable	Enab_token	Fault	rsrvd		
(1)100b	rsrvd							
(1)101b	rsrvd							
(1)110b	rsrvd							
(1)111b	rsrvd							

6 Figure 0-2 -- **Port Control Set, Control Clear, Status, and Alternate Status Register map**

7
8 Port register addresses are referred to using the following naming conventions:
9

Port Register Address*	Port Reference
(1)000b	Status A
(1)001b	Status B
(1)010b	Control Set
(1)011b	Control Clear

10
11 *Note: The most significant bit of the address (parenthesized) is used only by the link during a
12 PHY register write (Lreq). The most significant bit is not used when addressing a port via an
13 extended PHY packet.
14

15 Port registers **Status A** and **Status B** are read only. A read of a port's **Control Set** or **Control**
16 **Clear** registers will return the current state of each bit in the **Control** register.
17

18 The register contents of the **Control Set** and **Control Clear** are identical.
19

20 A bit in the **Control** register is set** (logic 1) when the **Control Set** register (address 010b) is
21 written with a bit set in the data field (whose bit position corresponds to the bit position of the bit to
22 be set). Multiple bits may be set with a single register write.
23

24 A bit in the **Control** register is cleared** (logic 0) when the **Control Clear** register (address 011b)
25 is written with a bit set (logic 1) in the data field (whose bit position corresponds to the bit position
26 of the bit to be cleared). Multiple bits may be cleared with a single register write.
27

28 **Note: The **Suspend** bit in the control register does not become set or cleared during a PHY register write transaction.
29 The **Suspend** bit is set or cleared by the internal state machine based upon the presence of incoming TpBias. The
30 **Suspend** bit is set when incoming TpBias is NOT present. The **Suspend** bit is clear when incoming TpBias is present.

1

Figure 0-3 – Port Register Map Bit Field Definitions

Register (1)000 - **Status A**

Field	Size	Type	Description
AStat	2	ro	TPA line state for the port: 00 ₂ = invalid 01 ₂ = 1 10 ₂ = 0 11 ₂ = Z
Bstat	2	ro	TPB line state for the port (same encoding as Astat)
Ch	1	ro	If set, the port is a child, else a parent. The meaning of this bit is undefined from the time a bus reset is detected until the PHY transitions to state T1: Child Handshake during the tree identify process (see 4.4.2.2 in IEEE Std 1394-1995).
Con	1	ro	If set, the port is connected, else disconnected. The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed.
Bias	1	ro	If set, bias voltage is detected (possible connection). The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed.
Rsrvd	1	ro	reserved - must not be used or interpreted as having a meaningful value

Register (1) 001b - **Status B**

Field	Size	Type	Description
Negotiated_speed	3	ro	Indicates the maximum speed negotiated between this PHY port and it's immediately connected port; the encoding is the same as for the <i>xspd</i> bit in self-ID packet 7 (see clause 6.2.1 of the IEEE 1394-1995.A draft specification).
Rsrvd	5	ro	reserved - must not be used or interpreted as having a meaningful value

Register: (1) 010b and (1) 011b - **Control Set** and **Control Clear** (respectively)

Field	Size	Type	Description
-------	------	------	-------------

Chg_int_en	1	rw	change interrupt enable - if set, the PHY will interrupt the link with a Status Packet when one or more of the following bits change state: Con , Bias , Suspend , Fault , or Disable ; this bit is clear subsequent to a power reset.
Suspend	1	ro	When writing this bit at register Control Set , the bit does not set, however the write operation will select the port as a suspend initiator; writing this bit at register Control Clear will not clear this bit, however the write operation will select the port as a resume initiator; this bit is set subsequent to a power reset.
Disable	1	rw	when set, a port is disabled (placing the port in a low power state similar to suspend); a disabled port will not respond to or generate bus resets, suspend notification, or resume events; this bit is clear subsequent to a power reset.
Enab_token	1	rw	Enable token-style arbitration. When set, the enhancements specified in clause 6.5 of the IEEE 1394-1995.A draft specification shall be enabled for this port.
Fault	1	rw	set when a port is not able to successfully interact with it's connected port during either a suspend or resume process; this bit is clear subsequent to a power reset.
rsrvd	3	ro	reserved - must not be used or interpreted as having a meaningful value

Registers: (1)100b, (1)101b, (1)110b, (1)111b

Field	Size	Type	Description
rsrvd	8	ro	reserved - must not be used or interpreted as having a meaningful value

1
2
3

6.7.2 Suspend Model and Process Overview

The suspend mechanism allows pairs of directly-connected ports to be placed into a low-power, suspended state. Any active port may be selected to initiate suspend state notification. A port is selected to become a suspend notification initiator when the port's **Control Set** register is written with **Suspend** by a PHY register write packet. The port thus selected becomes the suspend initiator. The initiator notifies the port to which it is connected (the target) to enter into the suspend state.

A suspend domain is created when three (or more) nodes are joined via a port-to-port connection in which each port is in a suspended state. Two nodes with a port-to-port connection in which both ports are in a suspend state constitutes a **suspend connection** and can be the attach point between an active (i.e. not suspended) domain and a suspend domain.

Suspended ports connected within a suspend domain can be restored to normal operation via a "resume" event (within the constraints outlined in proceeding sections). A resume event may be initiated by any port in a suspend state.

A connected port in a suspend state which detects a resume event becomes a resume target and will propagate the resume event to all other connected and suspended ports in it's node (within the constraints outlined in proceeding sections).

A port which is: a) not connected, or b) has it's **Disable** bit set; or c) has it's **Suspend** bit set will report a disconnected status in it's node self-ID.

6.7.2.1 Port Suspend Circuitry

A common mode current is supplied from the TPA pair on a node's port to the TPB pair on another node's port through a cable connection between the two ports. The level of the current will result in a voltage drop across a 5 kilohm current sink on the TPB port no greater than 0.4 volts. The TPA side of the port-to-port connection has a connection from the output of the TpBias generator to the input of a voltage-sensing circuit. If the cable connection is removed, the voltage input to the sensing circuit will rise, generating a disconnect notification on it's output.

An informative example follows (actual circuit implementation may vary):

Current is supplied through a cable connection to a destination port's TPB pair through a 100 kilohm resistor connected between an *always on* power rail (3.3 volts) and the output of the disabled TpBias generator. The input to a schmidt trigger buffer is connected to the junction of the 100 kilohm resistor and the TpBIAS generator output. This mechanism will create a signal (active logic low) on the output of the buffer when the cable connection between the target and initiator is opened (see figure 0-4). Note: The output of the buffer is monitored only when a port is in a suspended state - e.g. TpBIAS generator (among other circuitry) has been disabled and it's output is in a high impedance state.

While in the suspended state, a port is configured as follows (refer to section 6.7.1 for a detailed description of a port's **Status** and **Control** registers):

- Only circuitry associated with the port's voltage-sense and **Port_Status** TpBias detector is active;
- The port's **Disable** bit is clear (i.e. port enabled);
- The port's **Suspend** bit is set (i.e. port is suspended);

Figure 0-4 shows the cable media signal interface configuration - including circuitry required to be active in a suspended and connected state.

1




Figure 0-4 – Cable media signal interface configuration with Suspend Connection Circuitry

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

Common mode signaling on the TPA port is used by both the suspend initiator and suspend target to establish either a suspend connection or generate a resume event.


Connect and disconnect detection while a port is in a suspended state is obtained via the output of voltage sense circuitry whose input is connected to the TpBias generator output. A leakage current source (attached to the TpBias generator output) is delivered into a current sink on the TPB port connection of a suspended port on another node through a cable connection. When one suspended port or the other is disconnected from the cable, a rise in voltage occurs on the voltage sensing circuit input - generating a disconnect notification signal on the output on the voltage sense circuitry.

The input to the voltage sense circuitry will remain in a low state while the current sink is attached through the cable connection. Connect notification results in a resume event and the port's **Con** bit is set - among other things (outlined in preceding sections). Disconnect notification results in the port's **Con** bit being cleared - a resume event is **not** generated.

6.7.3 PHY Register Addressing

PHY registers are accessed using an extended PHY packet with the following structure:

Figure 0-5 – PHY Control Packet




The fields in this packet are defined as follows:

- phy_ID: 6-bit node address of the port's PHY;
- type: 6-bit field identifying the type of PHY-register operation (000000b=read, 000001b=write);
- port: 5-bit port-select value. Values 0-26₁₀ inclusive select a specific port in the node; values 27₁₀ through 30₁₀ are reserved; value 31₁₀ selects the 8 node registers;
- reg: 3-bit register select field used to address a particular port or node register
- value: 8-bit field which will either return the contents of the selected register being read or contain a pattern of bit(s) to be set or cleared in the selected register during a write.

When a valid extended PHY packet of either type read or write is sent to a node, the node PHY returns a response packet formatted as shown in figure 0-6

Figure 0-6 – PHY Access Response Packet




The fields in this packet are defined as follows:

- phy_id: node ID of node generating the response packet;
- type: 111111b;
- port: port register value (same as the port register value provided in the extended PHY packet for which the response is being generated);
- reg: register value (same as the register value provided in the extended PHY packet for which the response is being generated);
- value: the 8 bit value currently contained in the register addressed by the port and reg fields. If an invalid (e.g. reserved) register is addressed via the port and reg fields, the value returned will be zero for all bits.

A Bus Manager may send an extended PHY packet of type "Resume."

An extended PHY packet of type **Resume** takes the following format:

Figure 0-7 – Extended PHY Packet of type "Resume"



The fields in this packet are defined as follows:

- phy_id: node ID of node generating packet;
- type: 000010b (**Resume**);

1 port: port register value = 00000b;
2 reg: port **Control Clear** register value = 011b;
3 value: 00000010b (**Suspend** bit position set);
4

5 A node which receives a **Resume** PHY packet configures all its connected and suspended ports
6 to be resume initiators - as if each port had the value **Suspend** written to it's **Control Clear**
7 register.

8
9 Each port selected as a resume initiator will generate a resume event to it's connected port.

10
11 The node which receives the **Resume** PHY packet will wait five **RESET_DETECT** times before
12 asserting a reset on it's resume initiators and connected and active ports (following the constraints
13 outlined in section 6.7.5).

14 6.7.3.1 REG Value Usage

15 For port values of 0-26₁₀ inclusive: register 000b (**Status A**) and 001b (**Status B**) are read only
16 for link access or an extended PHY packet command.

17
18 A read from 010b (**Control Set**) or 011b (**Control Clear**) returns the current value of the port's
19 **Control** register - the contents of the **Control Set** and **Control Clear** registers are identical.

20
21 Writes to 010b (**Control Set**) set corresponding bits (as specified in the 'value' field) in the port's
22 **Control** register - with the exception of the **Suspend** bit which is set only when the incoming
23 TpBias.to a port is not present

24
25 Writes to 011b (**Control Clear**) clears the corresponding bits (as specified in the 'value' field) in
26 the port's **Control** register - with the exception of the **Suspend** bit which is cleared only when the
27 incoming TpBias.to a port is present.

28
29 Extended PHY packet accesses to any node registers (i.e. port=31₁₀) will return the content of the
30 node control register accessed (e.g. a read only operation of node registers 0 through 8₁₀);

31 6.7.4 Entry into Suspend

32 A port will initiate suspend notification when it's port **Control Set** register is written with **Suspend**
33 from either a Bus Manager or the link associated with the node in which the port resides. Each
34 method is described in the following sections.

35
36 Once a suspend connection state has been established between a suspend initiator and a
37 suspend target, both the initiator and target nodes are required to have only their
38 connect/disconnect voltage sense circuitry and **Port_Status** comparator active.

39
40 While in a suspend state, a port should not consume more than 1.65 milliwatts.

41
42 When a port detects it's incoming TpBias decrease to below 0.4 volts, it will set it's own **Suspend**
43 bit and drive it's outgoing TpBias to below 0.4 volts. After driving a low voltage TpBias for a time
44 interval of **Bias_{hold}**, the port will configure it's TpBias generator output to a high impedance state,
45 thereby allowing the voltage-sense circuitry input connected to the output of the TpBias generator
46 to detect a port connection. A connection will exist if the input to the voltage sense circuitry is held
47 low - a result of a cable connection to a TPB port's current sink path on a port of another node.

48
49 The node in which the port resides that detected a loss of incoming TpBias will generate a short
50 reset on all of it's connected and active ports.

51 A port which has it's **Suspend** bit set will not respond to or generate a bus reset or subsequent
52 suspend notifications. A port in a suspend state will not drive it's TpBias.

6.7.4.1 Suspend Initiator selected via an Extended PHY Packet

An extended PHY packet of type ‘PHY Register Write’ to a node’s port **Control Set** register with the value **Suspend** will select that port as a suspend initiator. The port connected to the suspend initiator becomes the suspend target.

Immediately upon receiving the extended PHY packet, the suspend initiator responds with a PHY response packet which includes the value contained in the initiator’s **Control** register.

Upon completion of sending the PHY response packet, the initiator asserts **TX_DATA_PREFIX** (Arb_A_TX = ‘0,’ Arb_B_TX = ‘1’) to all of it’s connected and active ports followed by a short reset to all connected and active ports except the target, which is sent a **TX_SUSPEND** (Arb_A_Tx = ‘Z,’ Arb_B_Tx = ‘1’).

The initiator holds **TX_SUSPEND** to the target for a time of **Notify_{hold}**, waiting for the target to respond by driving it’s TpBias to the initiator to below 0.4 volts. Upon seeing the low voltage TpBias from the target, the initiator completes the suspend connection protocol process by setting it’s **Suspend** bit and driving TpBias below 0.4 volts to the target for a time of **Bias_{hold}**. After driving a low voltage TpBias to the target for the specified time, the initiator disables the output of it’s TpBias generator (generator output goes to a high impedance state). All non-essential circuitry for the initiator is placed into the lowest power state possible (only connect/disconnect voltage sense circuitry and the **Port_Status** bias detector are required to remain active during when a port is in a suspend state).

If the initiator does not detect an incoming low voltage TpBias during **Notify_{hold}** time while asserting **TX_SUSPEND** to the target, the initiator will, after placing the output of it’s TpBias generator in a high impedance state, sample the output of it’s voltage-sense circuitry. If the voltage-sense circuitry output is in a logic high state (indicating a port connection), the initiator sets it’s **Fault** bit and enters into a suspend state. If the voltage sense circuitry output is in a logic low state (indicating no connection to another port) the initiator enters into a disconnected suspend state (i.e. **Suspend** bit set, **Fault** bit clear, **Disable** bit clear, **Con** bit clear, **Bias** bit clear) until a connection is detected at which time a resume event will be generated.

A set **Fault** bit in a port’s **Control** register indicates a condition in which suspend or resume notification between an initiator and a target did not complete properly.

A port which has **Fault** set will not respond to or generate bus resets, suspend initiator selection, resume initiator notification, suspend notification or resume events.

If a connected port with it’s **Fault** bit set becomes disconnected, the **Fault** bit will clear and the port will enter into a disconnected suspend state. A resume event or a bus reset will not occur when the disconnect event takes place.

A connected port with it’s **Fault** bit set and **Bias** bit set will clear the **Fault** bit when the **Bias** bit clears (e.g. when the port’s incoming TpBias is removed). A resume event or a bus reset will not occur when the TpBias loss is detected.

6.7.4.2 Suspend Initiator Selected from the Link

A link selects a port to become a suspend initiator by generating an extended PHY packet of type ‘PHY Register Write’ to it’s own PHY. The PHY packet will have the node ID of the PHY associated with the link. The PHY packet will address the port **Control Set** register of the port to be selected as a suspend initiator with the data field valude of **Suspend**.

1 The suspend initiator node will arbitrate the bus. When the node gains control of the bus, it
2 generates an extended PHY packet of type "PHY register write" with it's own node ID, port ID, and
3 register value of **Suspend**. This notifies all other nodes on the bus (at least those that are
4 interested) of the event. The Bus Manager (if not the node that generated the PHY packet)
5 understands that it did not send the PHY packet, therefore, it knows the only other condition which
6 would result in such a packet is when the suspend initiator request came from a nodes own link.
7 The Bus Manager performs the same internal processing (if any) as it would have if it had sent the
8 PHY packet.

9
10 The suspend initiator asserts **TX_DATA_PREFIX** (Arb_A_TX = '0,' Arb_B_TX = '1') to all of it's
11 connected and active ports followed by a short reset to all connected and active ports except the
12 target, which is sent a **TX_SUSPEND** (Arb_A_Tx = 'Z,' Arb_B_Tx = '1').

13
14 The suspend connection state process now continues as previously outlined in clause 6.7.4.1.

15 **6.7.4.3 Target Response to Suspend Request**

16 When an initiator generates **TX_SUSPEND** (Arb_A_Tx = 'Z,' Arb_B_Tx = '1') to the target, it will
17 be received as an **RX_SUSPEND** (Arb_A = '1,' Arb_B = 'Z'). Under normal operating
18 circumstances, the target would interpret **RX_SUSPEND** as **RX_CHILD_HANDSHAKE** - an
19 acknowledgment by the attached peer PHY of TX_CHILD_NOTIFY (the peer PHY is a child of this
20 PHY). In this circumstance, an event has **not** occurred in which the target would be expecting to
21 receive an **RX_CHILD_HANDSHAKE** from an attached peer PHY, therefore, the target interprets
22 the *out-of-context* **RX_CHILD_HANDSHAKE** as a suspend notification event from an initiator.

23
24 The target, upon seeing **RX_SUSPEND**, responds by repeating the **TX_SUSPEND** out through
25 all of it's other active ports (selecting them as suspend initiators). The target will drive it's TpBias
26 to the initiator to below 0.4 volts for a time of **Bias_{hold}** (waiting for the initiator to respond by driving
27 it's TpBias into the target to a voltage level below 0.4 volts). After driving a low voltage TpBias to
28 the initiator for the **Bias_{hold}** time, the target disables the output of it's TpBias generator (generator
29 output goes to a high impedance state). All non-essential circuitry for the target is placed into the
30 lowest power state possible (only connect/disconnect voltage sense circuitry and the **Port_Status**
31 bias detector are required to remain active during when a port is in a suspend state).

32
33 As soon as the target sees it's incoming TpBias drop to below 0.4 volts, the target completes it's
34 portion of the suspend connection protocol by setting it's **Suspend** bit.

35
36 If the target continues to detect TpBias from the initiator (**Bias** bit of the suspend target is set)
37 after the **Bias_{hold}** time of asserting of it's low voltage TpBias to the initiator, the target sets it's
38 **Fault** bit. If, however, the output of the voltage sense circuitry is a logic low and the **Bias bit is**
39 **clear** (indicating no port connection) the target will enter into a disconnected suspend state (i.e.
40 **Suspend** bit set, **Fault** bit clear, **Disable** bit clear, **Con** bit clear, **Bias** bit clear) until a connection
41 is detected at which time a resume event will be generated.

42
43 A set **Fault** bit in a port's **Control** register indicates a condition in which suspend or resume
44 notification between an initiator and a target did not complete properly.

45
46 A port which has **Fault** set will not respond to or generate bus resets, suspend initiator selection,
47 resume initiator notification, suspend notification or resume events.

48
49 If a connected port with it's **Fault** bit set becomes disconnected, the **Fault** bit will clear and the
50 port will enter into a disconnected suspend state. A resume event or a bus reset will not occur
51 when the disconnect event takes place.

52

1 A connected port with its **Fault** bit set and **Bias** bit set will clear the **Fault** bit when the **Bias** bit
2 clears (e.g. when the port's incoming TpBias is removed). A resume event or a bus reset will not
3 occur when the TpBias loss is detected.

4 6.7.4.3.1 Suspend Blocking

5 A port can be pre-configured to not respond to suspend notification (thereby preventing it from
6 propagating suspend notification into other connected and active ports in it's node). The method
7 described is the recommended suspend propagation block mechanism:

8

9 Assume a bus topology as in Figure 0-8:

10




Figure 0-8 – Example Suspend/Resume Domain Topology

11

12

13 Further, assume node Bg is the Bus Manager and desires to create a suspend domain consisting
14 of nodes Gr, Hr, Ir, and Kr. Nodes Ny, Oy and Py are not to be suspended as are nodes Lb, Fb,
15 Eb, Ab, Bg, Cg, and Dg.

16

17 The Bus Manager begins by sending a PHY register write packet to node Gr, port Gr3, setting port
18 Gr3's **Disable** bit. Port Gr3 immediately drops its TpBias to port Ny1, setting the **Suspend** bit in
19 Ny1. Port Ny1 responds by dropping its TpBias to port Gr3, setting the **Suspend** bit in Gr3. Both
20 nodes Gr and Ny assert a short reset to the other connected and active ports in their domains
21 (Gr2, Gr1, and Ny3, Ny2 respectively). Ports Ny1 and Gr3 (of nodes Ny and Gr, respectively) are
22 in a suspended and maintain a suspend connection between an active domain consisting of
23 nodes NY, Oy, and Py and a second active domain consisting of all other nodes.

24

25 The Bus Manager node (Bg) sends another PHY register write packet to Node Gr, port Gr3,
26 clearing Gr3's **Disable** bit (port Gr3's **Suspend** bit remains set). This enables port Gr3 to
27 recognize a resume event from port Ny1 if port Ny1 ever generates a resume event. If the Bus
28 Manager never wants Gr3 to respond to a resume event from port Ny1, the Bus Manager never
29 clears port Gr3's **Disable** bit.

30

31 The Bus Manager node (Bg) sends a PHY register write packet to node Fb, port Fb3, selecting it
32 as a suspend initiator. The suspend propagates into and through node Gr into nodes Hr, Ir, and
33 Kr.

1
2 If the Bus Manager wanted to configure ALL remaining nodes to a suspend state (since domain 'y'
3 is active and port Gr3 will now respond to a resume event from port Ny1) the Bus Manager could
4 generate a PHY register write packet to node Kr, port Kr1, selecting it as the suspend initiator.
5 The suspend event would propagate through all of the 'r' domain and on into the 'b' and 'g'
6 domains.

7 6.7.5 Resume (Exit from a Suspended-Connected State)

8 A connected port in a suspend state will generate a resume event when the port's **Control Clear**
9 register is written with the value **Suspend** or when a node receives an extended PHY packet of
10 type '**RESUME**' (000010b - see section 6.7.3).

11
12 A port which generates a resume event becomes a resume initiator. A resume event is generated
13 when the resume initiator asserts TpBias to the suspend port to which it is connected.

14
15 When a resume initiator resides in a node with one or more active ports, transactions from the
16 active port(s) will not be repeated into the resume initiator or from the resume initiator to the
17 resume target.

18
19 A connected port in a suspend state which detects TpBias asserted on it's TPB pair, becomes a
20 resume target.

21
22 A resume target responds to a resume initiator by asserting it's TpBias to the resume initiator
23 upon which it then writes the value **Suspend** to the **Control Clear** registers of all other suspended
24 and connected ports in it's node which do not have their **Disable** bit set (selecting them as
25 resume initiators).

26
27 If a resume initiator does not detect TpBias from it's resume target within a time interval of
28 **Detect_{min}** (measured from the time the resume initiator's clocks become stable), the resume
29 initiator will set it's own port **Fault** bit and no longer drive TpBias to the resume target (i.e. it will re-
30 enter the suspend state).

31
32 A port which has it's **Fault** bit set and it's **Suspend** bit set is an indication of a failed resume
33 response from a resume target. A port in this state will remain in a suspended state until the
34 resume target asserts TpBias (i.e. **Bias** sets) at which time **Fault** and **Suspend** will clear and the
35 port will participate as a resume target.

36
37 A connected port with it's **Fault** and **Suspend** bits set will clear it's **Fault** bit when it is
38 disconnected (i.e. **Con** clears).

39
40 A connected port with it's **Fault** and **Suspend** bits set will not respond to or generate bus resets
41 or suspend notification.

42
43 When a resume target exists in a node which has one or more active ports, the PHY in which the
44 resume target resides will not propagate any activity from the active bus segment to any resume
45 initiator. The PHY in which the resume target exists asserts **TX_REQUEST** on all of it's ports in
46 the process of resuming (resume initiators). **TX_REQUEST** is asserted within one
47 **RESET_DETECT** interval from when the resume target first began asserting TpBias to it's
48 resume initiator. The PHY will wait two **RESET_DETECT** intervals (measured from the time the
49 resume target detected TpBias from it's resume initiator) after which it begins arbitration for
50 control of the active bus (for the purpose of generating an arbitrated short reset to all of it's
51 connected and active ports as well as to all of it's resume targets). If the PHY detects a short
52 reset on it's resume target before the expiration of the two **RESET_DETECT** delay, it will generate
53 a long reset on all of it's connected and active ports as well as all of it's resume initiators.
54

1 A resume initiator which detects a **TX_REQUEST** from it's resume target will propagate the
2 **TX_REQUEST** to all other ports in it's node which may be in the process of resuming.
3 A resume initiator will wait five **RESET_DETECT** intervals (measured from the time the resume
4 target cleared it's **Suspend** bit in it's own **Control** register) after which it will generate a long reset
5 - providing it has not seen detected a reset it's resume target during the delay period..
6

7 A five **RESET_DETECT** delay interval provides an opportunity for a resume target (which may be
8 connected to a boundary node as far 16 hops away from the original resume initiator) to request
9 an opportunity to arbitrate for control of an active bus (for the purpose of generating an arbitrated
10 short reset) to which it may have an active port connection.
11

12 The farthest resume target node from a resume initiator (16 hops) will have TpBias restored to all
13 of it's suspended ports in approximately 170 milliseconds (assuming resume event propagation
14 takes as long as 10 milliseconds per node and a single **RESET_DETECT** interval of
15 approximately 85 milliseconds, the farthest resume target will see TpBias restored in about two
16 **RESET_DETECT** intervals).
17

18 The farthest resume target node from a resume initiator will (as previously described), assuming it
19 has one or more active port connections to an active bus, will begin arbitrating for control of the
20 active bus for the purpose of generating an arbitrated short reset. Arbitration may take as long as
21 two **RESET_DETECT** intervals, therefore, the farthest resume target node may not be able to
22 generate a short reset until the resume initiator has entered into it's fifth **RESET_DETECT**
23 interval. If a bus reset does not occur after five **RESET_DETECT** intervals, the resume initiator
24 will assume there is no connection to an active bus segment, therefore, the resume initiator will
25 assert a long reset.
26

27 When multiple resume target nodes are asserting **TX_REQUEST**, the node which first wins bus
28 arbitration with it's active bus segment will generate a short reset to it's resume initiator.
29

30 A resume initiator will always propagate a bus reset into any other port in it's node which is in the
31 process of resuming.
32

33 When a bus reset is detected by another resume target node which also had asserted
34 **TX_REQUEST**, that node will generate a long reset on both the active segment to which it is
35 attached and it's resume initiator.

36 6.7.5.1 Resume Propagation

37 A resume event will not propagate through an active port (e.g. a resume event in one suspend
38 domain will not propagate into another suspend domain through an active boundary node).
39

40 A port which has it's **Disable** bit set will not respond to or generate bus resets, suspend
41 notification or resume events. A "disabled" port will not drive it's TpBias.
42

43 A connected port in a suspend state will generate a resume event when it **Control Clear register**
44 *is written to with* the value **Suspend** or when a node receives an extended PHY packet of type
45 '**RESUME**' (000010b - see section 6.7.3).
46

47 A port which generates a resume event becomes a resume initiator. A resume event is generated
48 when the resume initiator asserts TpBias to the suspend port to which it is connected.
49

50 A connected port in a suspend state which detects TpBias asserted on it's TPB pair, becomes a
51 resume target.
52

1 A resume target responds to a resume initiator by asserting its TpBias to the resume initiator
2 upon which it then writes the value **Suspend** to the **Control Clear** registers of all other suspended
3 ports in its node which do not have their **Disable** bit set (selecting them as resume initiators).

4
5 If a resume initiator does not detect TpBias from its resume target within a time interval of
6 **Detect_{min}** (measured from the time the resume initiator's clocks become stable), the resume
7 initiator will set its own port **Fault** bit and no longer drive TpBias to the resume target (i.e. it will re-
8 enter the suspend state).

9
10 A port which has its **Fault** bit set and its **Suspend** bit set is an indication of a failed resume
11 response from a resume target. A port in this state will remain in a suspended state until the
12 resume target asserts TpBias (i.e. **Bias** sets) at which time **Fault** and **Suspend** will clear and the
13 port will participate as a resume target.

14
15 A connected port with its **Fault** and **Suspend** bits set will clear its **Fault** bit when it is
16 disconnected (i.e. **Con** clears).

17
18 A connected port with its **Fault** and **Suspend** bits set will not respond to or generate bus resets
19 or suspend notification.

20
21 A resume initiator which detects a **TX_REQUEST** from its resume target will propagate the
22 **TX_REQUEST** to all other ports in its node which may be in the process of resuming.

23
24 A resume initiator will always propagate a bus reset into any other port in its node which is in the
25 process of resuming.

26 6.7.6 Detach Detection During Suspend

27 A disconnect between two connected ports that are in a suspend state is detected when the TPA
28 port current source current sink through the cable connection is lost as a result of the cable being
29 disconnected. When the cable connection is removed from one port or the other, a rise in voltage
30 on the input to a port's voltage sense circuitry occurs. The voltage sensing circuit generates
31 connect and disconnect notification. Connect notification results in a resume event on both ports
32 and both port's **Con** bits are set. Disconnect notification results in both port's **Con** bit clearing - a
33 resume event is **not** generated as a result of a disconnect while a port is in the suspend state.

34 6.7.7 Connect Detection During Suspend

35 A node will power up with all of its ports in a suspend state. When a port powers up it may or
36 may not have a connection to a port on another node. This section describes the behavior for
37 both instances.

38 6.7.7.1 New Connect Detection During Suspend

39 A node port with no connection, when it powers up, will have all ports configured as shown in
40 figure 0-9:

Register	Bit name & State								
	0	1	2	3	4	5	6	7	
000b (Status)	X	Astat	X	Bstat	X	Ch	Con	Bias	rsvrd
010b (Control)	Chg_int_en	Suspend	Disable	Enab_token	Fault			rsvrd	
	0	1	0	0	0				

Figure 0-9 – Port Power-up Configuration

41
42
43 When a port has a new connection made to it, the output of its voltage sense circuit (see figure 0-
44 4) will transition from a low state to a high state. When the port sees this transition, it will sample
45 its TPB pair for the presence of TpBias.

1 If the newly connected port detects an incoming TpBias on it's TPB pair the port will assert TpBias
2 on it's TPA pair, clear it's **Suspend** bit and generate a resume event to all other ports in it's node
3 which have a suspend connection (but not disabled) by writing to their **Control Clear** registers the
4 value **Suspend** (selecting them as resume initiators). Resume events are propagated through
5 the node's resume initiator's as previously outlined.

6
7 If an incoming TpBias is not detected on it's TPB pair, the newly connected port will assert TpBias
8 on it's TPA pair to it's connected port for a time period of **Bias_{hold}** after which it will sample for
9 TpBias on it's TPB pair. If it does not detect TpBias, it will set it's **Fault** bit and no longer drive
10 TpBias. It's **Con** bit will still be set. When TpBias is detected, the **Fault** bit will clear and the port
11 will participate as a resume target.

12
13 If, during the **Bias_{hold}** time, TpBias is detected on it's TPB pair, it's **Suspend** bit will clear and it will
14 generate a resume event to all other ports in it's node which have a suspend connection (but not
15 disabled) by writing to their **Control Clear** registers with the value **Suspend** (selecting them as
16 resume initiators). Resume events are propagated through the node's resume initiator's as
17 previously outlined.

18 **6.7.7.2 Existing Connect Detection During Suspend**

19 When a port in a node (with a connection to a port on another node) powers up, the output of it's
20 voltage sense circuit will be high (indicating a connection condition).

21
22 The port will sample it's TPB pair for the presence of a TpBias. If it detects an incoming TpBias
23 on it's TPB pair the port will assert TpBias on it's TPA pair, clear it's **Suspend** bit and generate a
24 resume event to all other ports in it's node which have a suspend connection (but not disabled) by
25 writing to their **Control Clear** registers with the value **Suspend** (selecting them as resume
26 initiators). Resume events are propagated through the node's resume initiator's as previously
27 outlined.

28
29 If an incoming TpBias is not detected on it's TPB pair, the newly connected port will assert TpBias
30 on it's TPA pair to it's connected port for a time period of **Bias_{hold}**, after which it will sample for
31 TpBias on it's TPB pair. If it does not detect TpBias, it will set it's **Fault** bit and no longer drive
32 TpBias. It's **Bias** bit will be clear and it's **Con** bit will be set. When TpBias is detected, the **Fault**
33 bit will clear and the port will participate as a resume target.

34
35 If, during the **Bias_{hold}** time, TpBias is detected on it's TPB pair, it's **Suspend** bit will clear and it will
36 generate a resume event to all other ports in it's node which have a suspend connection (but not
37 disabled) by writing to their **Control Clear** registers with the value **Suspend** (selecting them as
38 resume initiators). Resume events are propagated through the node's resume initiator's as
39 previously outlined.

40 **6.7.8 Port Power Loss During Suspend**

41 When power is lost, all connected ports continue to provide a current sink to their connected ports
42 that are in a suspend state and no event notification will be provided to the suspended port
43 connection.

44
45 A port which had an active connection to a port on another node will no longer assert TpBias to it's
46 connected port. If the connected port is an IEEE 1394-1995 PHY it will see the loss of TpBias as
47 a disconnect event and respond accordingly.

48
49 If the connected port is a suspend/resume capable PHY, the connected port will see a drop in it's
50 incoming TpBias and will respond as outlined in section 6.7.4.

1 6.7.9 Reset Propagation

2 A reset will not propagate into and/or through a port with either it's **Suspend**, **Fault** or **Disable** bits
3 set.

4 6.7.10 PHY-Core Suspend/Resume Control

5 A PHY core will not enter into a suspend state as long as LPS is asserted by the link.

6
7 If a port's **Chg_int_en** bit is set, an interrupt event to the link will occur with a 4-bit status packet
8 each time a port's **Control** port state changes.

9
10 In this manner, a link can be notified each time a PHY port enters into a suspend, fault, or
11 disabled state.

12
13 When all ports on a PHY are inactive (i.e. suspended, disabled, or not connected) a link can, at
14 it's option, remove LPS from the PHY.

15
16 When all ports on a PHY are inactive (i.e. suspended, disabled, or not connected) and LPS is
17 removed by the link, the PHY will enter into a suspend state.

18
19 A suspended PHY maintains an ability to generate a LinkOn when one of it's port's **Control**
20 register bits changes state.

21
22 However, if a PHY's **Resume** bit (bit 0 of PHY node register 0101b) is clear, the PHY will not
23 generate a LinkOn to the link.

24
25 The link can set the PHY **Resume** bit through the PHY-link interface, however, **Resume** cannot
26 be set or cleared via a bus extended PHY register write packet.

27 6.7.10.1 PHY-Core Control from the Link

28 A link can instruct a PHY to enter a suspend state by selecting each of the PHY ports to become
29 suspend initiators or by setting the **Disable** bit in all of the ports in the PHY. When the last port
30 has entered into a suspend state, the link may then remove LPS from the PHY and the PHY will
31 enter into a suspend state.

32
33 The software stack controlling the link must be cognizant of the timing constraints involved (i.e.
34 LPS should not be removed before all ports in the PHY have completed entering a suspend state
35 or have been successfully disabled).

36
37 If the link uses the **Disable** bit, once all ports have been disabled, the link could then (after some
38 TBD delay) make certain all **Suspend** bits in all ports of the PHY are set, after which
39 the link clears all **Disable** bits in all ports of the PHY, followed by setting the PHY **Resume** bit, and
40 then remove LPS to the PHY. This would precondition all ports in the suspended PHY to respond
41 to a resume event - resuming the PHY and asserting LinkON to the link (notifying the link of a
42 resume event on the PHY).

43 6.7.11 Resume/Resume Collisions

44 When a port in a node is in the process of participating as a resume target as a result of detecting
45 a resume event from a connected resume initiator and a suspended port in the same node as the
46 resume target detects a resume event from a second connected resume initiator (as opposed to a
47 resume event generated from the current resume target in it's own node), the second suspended
48 port in the node will begin a resume target response to it's resume initiator **and** assert
49 **TX_REQUEST** on both resume initiators. When four **RESET_DETECT** intervals have elapsed
50 since the detection of the second resume event, the node will generate a reset (providing no other
51 node has generated a reset). If the node in which the resume targets reside receives a reset from

1 the first resume initiator before the second resume event has been active for two
2 **RESET_DETECT** intervals, the reset is not propagated to the second resume initiator. If a reset
3 is received from the second resume initiator before a reset is seen from the first resume initiator,
4 the reset is propagated to the first resume initiator.

5 6.7.12 Suspend/Resume Collisions

6 If a resume event is detected by a resume target in a node containing a port recently selected as
7 a suspend initiator or suspend target, the resume event will not be propagated into the resume
8 target for a delay of *time_{res_notify}*. If the newly selected suspend initiator (or target) in the node
9 happens to be the last port in the node to suspend, the nodes clocks will not enter into a suspend
10 state for 1mS after detecting all ports in the node have their **Suspend** bit set.

11 6.7.13 Port Disable

12 A port will be disabled when it's port **Control Set** register is written to with the **Disable** bit set via
13 an extended PHY packet of type 'PHY register write.'

14
15 When a port has it's **Disable** bit set the port's node immediately responds with a PHY response
16 packet which includes the value contained in the **Control** register of the port to be disabled.

17
18 Upon completion of sending the PHY response packet, the node in which the port to be disabled
19 resides asserts **TX_DATA_END** to all of it's active ports followed by a short reset to all but the
20 port to be disabled. The disabled port asserts **TX_DISABLE** and ceases to drive TpBias (i.e. it's
21 TpBias generator is turned off - output goes to a high impedance). The port being disabled
22 asserts **TX_DISABLE** for a time period of *Notify_{hold}*.

23
24 The port on the far end (connected to the newly disabled port) receives **TX_DISABLE** as
25 **RX_DISABLE** and will respond as if it had detected an **RX_ROOT_CONTENTION** arbitration
26 value. When the port on the far end detects a loss of TpBias from the disabled port to which it is
27 connected, it will respond as previously outlined.

28
29 When a port is selected by it's associated link to be disabled, the node in which the port to be
30 disabled resides will arbitrate the bus. When the node gains control of the bus, it generates an
31 extended PHY packet of type "PHY register write" with it's own node ID, port ID, and control
32 register value with bit 2 of the data field set - as if it were going to set it's own Disable bit. This
33 notifies all other nodes on the bus (at least those that are interested) of the event. The Bus
34 Manager (if not the node that generated the PHY packet) understands that it did not send the PHY
35 packet, therefore, it knows the only other condition which would result in such a packet is when
36 the port disable command came from a nodes own link. The Bus Manager performs the same
37 internal processing as it would have if it had sent the PHY packet.

38
39 At the conclusion of the PHY packet, the node in which the port to be disabled resides asserts
40 **TX_DATA_END** to all of it's active ports followed by a short reset to all but the port to be disabled.
41 The disabled port asserts **TX_DISABLE** and ceases to drive TpBias (i.e. it's TpBias generator is
42 turned off - output goes to a high impedance). The port being disabled asserts **TX_DISABLE** for
43 a time period of *Notify_{hold}*.

44
45 The port on the far end (connected to the newly disabled port) receives **TX_DISABLE** as
46 **RX_ROOT_CONTENTION**. When the port on the far end detects a loss of TpBias from the
47 disabled port to which it is connected, it will respond as previously outlined.

48
49 If the node containing the port to be disabled is not able to gain control of the bus (via arbitration)
50 for three **RESET_DETECT** intervals, the node will assert a long reset to all connected and active
51 ports in it's node and will asserts **TX_DISABLE** (Arb_A_Tx = 0, Arb_B_Tx = 0) and ceases to
52 drive TpBias (i.e. it's TpBias generator is turned off - output goes to a high impedance). The port
53 being disabled asserts **TX_DISABLE** for a time interval of *Notify_{hold}*. The port on the far end

1 (connected to the newly disabled port) receives **TX_DISABLE** as **RX_ROOT_CONTENTION**.
 2 When the port on the far end detects a loss of TpBias from the disabled port to which it is
 3 connected, it will responds as previously outlined.

4
 5 A port which has been disabled as the result of a PHY packet (either from it's associated link or
 6 from a Bus Manager) cannot have it's **Disable** bit cleared as the result of a disconnect or a
 7 connect event. The **Disable** bit can only be cleared by a PHY packet command (from either it's
 8 associated link or from a Bus Manager via a connected and active port in the node which the
 9 disabled port resides).

10
 11 A disabled port with a connection to another port will have the following **Control** and **Status**
 12 register configuration:

Register	Bit name & State							
	0	1	2	3	4	5	6	7
000b (Status)	Astat		Bstat		Ch	Con	Bias	rsrvd
	X	X	X	X	X	1	Y*	
010b (Control)	Chg_int_en	Suspend	Disable	Enab_token	Fault		rsrvd	
	X	Y*	1	X	0			

Figure 0-10 – Configuration for a connected and disabled port

13
 14
 15 *Note: If the port to which the disabled port is connected is an IEEE 1394-1995 PHY, the disabled
 16 port's **Suspend** bit will be clear and it's **Bias** bit will be set. If the port to which the disabled port is
 17 connected is a suspend/resume capable PHY, the disabled port's **Suspend** bit will be set and it's
 18 **Bias** bit will be clear.

19 6.7.14 Link "Wake" Notification

20 The link is notified of suspend/resume activity via the LinkOn signal line from the PHY and/or via
 21 status packets from it's PHY. The link will only be notified of suspend/resume activity under
 22 certain and specific conditions.

23
 24 The link maintains control of it's own wake notification via the port **Chg_int_en** bit and the node
 25 **Resume** bit.

26
 27 The PHY will generate a status packet to the link when a port's status change occurs (**Suspend**,
 28 **Disable**, or **Fault** bits change state), it's **Chg_int_en** bit set, and LPS is active (indicating an
 29 active and powered-on link) - regardless of the state of the node's **Resume** bit.

30
 31 The PHY will generate a LinkOn when a port's status change occurs (**Suspend**, **Disable**, or **Fault**
 32 bits change state), it's **Chg_int_en** bit set, and LPS is inactive (indicating an inactive and/or
 33 powered-off link) only when the node's **Resume** bit is set. When the node's **Resume** bit is set,
 34 the PHY will always generate a LinkOn when a resume event occurs in a node - regardless of the
 35 state of any port's **Chg_int_en** bit.

36
 37 The figure below provides further clarification of link wake notification:

Figure 0-11 –Link Wake Notification

State Condition:				Event Generated:	
LPS Signal	Resume bit Set	Chg_int_en bit Set	Change in Port Status*	LinkOn	Status Packet
Yes	X**	Yes	Yes	No	Yes
Yes	Yes	Yes	No	No	No
Yes	X	No	X	No	No
Yes	No	Yes	No	No	No
No	Yes	Yes	Yes	Yes	No
No	Yes	X	No	No	No
No	Yes	No	Yes	Yes***	No

No	No	X	X	No	No
----	----	---	---	----	----

- 1 *Note: Port status change occurs when **Suspend, Disable, or Fault** bits change state.
- 2 **Note: X state is a *Don't Care* state.
- 3 ***Note: LinkOn is only generated as the result of a resume event.
- 4