

## Capabilities Changes to 1394 Specification

Simple 1394 devices may not need to implement all the registers currently required by the 1394 specification. A simple device that is only a slave (i.e., never initiates a transaction) may be quick enough to satisfy all read and write requests without having to split the transaction and, therefore, should not need a SPLIT\_TIMEOUT register. The changes that are required in the spec to allow such a device are given below.

### Section 8.3.1.2

Change:

- d) implement the STATE\_CLEAR, STATE\_SET, NODE\_IDS, RESET\_START, and SPLIT\_TIMEOUT registers

to:

- d) implement the STATE\_CLEAR, STATE\_SET, NODE\_IDS, and RESET\_START registers

### 8.3.2.5.5.2 Node\_Capabilities entry

This section defines the fields that must be implemented in a 1394 node. These capabilities do not apply to a simple device that can not initiate bus transactions. The only fields required by a slave device are ~~64~~ and *fix*.

Request replacing portion of this section from fourth paragraph (begins, “The 24-bit *node\_capabilities*...”) through end of section. Proposed new wording is:

“The 24-bit *node\_capabilities* field contains subfields defined within clause 8.4.11 of ISO/IEC 13213: 1994. Serial Bus node that fully support split transactions shall implement the ~~64~~, *64*, *lst* and *drq* bits.

“Split transaction-capable nodes shall set the *spt* bit to one to indicate that the SPLIT\_TIMEOUT register is implemented. Nodes that are not split transaction capable do not need to implement the SPLIT\_TIMEOUT register and will set *spt* to 0. If a transaction capable node meets all of the following criteria, it is not required to implement the SPLIT\_TIMEOUT register

- a) Shall not initiate a Serial Bus transaction
- b) Shall not return *ack\_pending* to any write request
- c) Shall complete all read or lock requests with a concatenated response
- d) Shall not retry responses under any circumstances

“Transaction-capable node that initiate Serial Bus transactions shall set the ~~lst~~ and *drq* bits to one. The *lst* bit indicates that the STATE\_CLEAR.*lost* bit is implemented. The *drq* bit indicates that the STATE\_CLEAR.*dreq* bit is implemented. The STATE\_CLEAR.*dreq* bit, if cleared by another node, inhibits the initiation of Serial Bus transactions, either asynchronous or isochronous.

“All Serial Bus nodes shall set the ~~64~~ and *fix* bits to one.”